参数资料
型号: EP4S100G5F45I1
厂商: Altera
文件页数: 9/22页
文件大小: 0K
描述: IC STRATIX IV FPGA 530K 1932FBGA
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 3
系列: STRATIX® IV GT
LAB/CLB数: 21248
逻辑元件/单元数: 531200
RAM 位总计: 28033024
输入/输出数: 781
电源电压: 0.92 V ~ 0.98 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 1932-BBGA
供应商设备封装: 1932-FBGA(45x45)
Chapter 1: Overview for the Stratix IV Device Family
1–17
Architecture Features
September 2012
Altera Corporation
10G Transceiver
Channels
(600 Mbps - 11.3 Gbps
with PMA + PCS)
12
24
32
8G Transceiver
Channels
(600 Mbps - 8.5 Gbps
with PMA + PCS) (1)
12
0
8
0
PMA-only CMU
Channels
(600 Mbps- 6.5 Gbps)
12
16
12
16
PCIe hard IP Blocks
2
4
2
4
High-Speed LVDS
SERDES
(up to 1.6 Gbps) (2)
46
47
46
47
SP1-4.2 Links
2
M9K Blocks
(256 x 36 bits)
1,235
1,280
1,235
936
1,248
1,280
M144K Blocks
(2048 x 72 bits)
22
64
22
36
48
64
Total Memory (MLAB +
M9K + M144K) Kb
17,133
27,376
17,133
17,248
22,564
27,376
Embedded Multipliers
18 x 18 (3)
1,288
1,024
1,288
832
1,024
PLLs
8
12
8
12
User I/Os (4), (5)
654
781
654
781
Speed Grade
(fastest to slowest)
–1, –2, –3
Notes to Table 1–7:
(1) You can configure all 10G transceiver channels as 8G transceiver channels. For example, the EP4S40G2F40 device has twenty-four 8G
transceiver channels and the EP4S100G5F45 device has thirty-two 8G transceiver channels.
(2) Total pairs of high-speed LVDS SERDES take the lowest channel count of RX/TX.
(3) Four multiplier adder mode.
(4) The user I/O count from the pin-out files include all general purpose I/Os, dedicated clock pins, and dual purpose configuration pins. Transceiver
pins and dedicated configuration pins are not included in the pin count.
(5) This data is preliminary.
Table 1–7. Stratix IV GT Device Features (Part 2 of 2)
Feature
EP4S40G2
EP4S40G5
EP4S100G2
EP4S100G3
EP4S100G4
EP4S100G5
相关PDF资料
PDF描述
EP4SGX530NF45C3NES IC STRATIX IV GX 530K 1932-FBGA
EP7309-CV IC ARM720T MCU 74MHZ 208-LQFP
EP7311-IV-90 IC ARM720T MCU 90MHZ 208-LQFP
EP7312-IV-90 IC ARM720T MCU 90MHZ 208-LQFP
EP9301-CQZ IC ARM9 SOC PROCESSOR 208LQFP
相关代理商/技术参数
参数描述
EP4S100G5F45I1N 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4S100G5F45I1NGA 制造商:Altera Corporation 功能描述:
EP4S100G5F45I2 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4S100G5F45I2N 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4S100G5F45I3 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256