参数资料
| 型号： | EPC16UC88AA |
| 厂商： | Altera |
| 文件页数： | 15/36页 |
| 文件大小： | 0K |
| 描述： | IC CONFIG DEVICE 16MBIT 88-UBGA |
| 标准包装： | 80 |
| 系列： | EPC |
| 可编程类型： | 系统内可编程 |
| 存储容量： | 16Mb |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 88-LFBGA |
| 供应商设备封装： | 88-UBGA（11x8） |
| 包装： | 托盘 |
| 其它名称： | 544-1373 EPC16UC88AA-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Page 22
Pin Description
Enhanced Configuration (EPC) Devices Datasheet
January 2012
Altera Corporation
Pin Description
interface pins, external flash interface pins, JTAG interface pins, and other pins.
Table 8. Configuration Interface Pins
Pin Name
Pin Type
Description
DATA[7..0]
Output
Configuration data output bus. DATA changes on each falling edge of DCLK . DATA
is latched into the FPGA on the rising edge of DCLK.
DCLK
Output
The DCLK output pin from the EPC device serves as the FPGA configuration clock.
DATA
is latched by the FPGA on the rising edge of DCLK.
nCS
Input
The nCS pin is an input to the EPC device and is connected to the FPGA’s
CONF
_DONE signal for error detection after all configuration data is transmitted to
the FPGA. The FPGA will always drive nCS and OE low when nCONFIG is asserted.
This pin contains a programmable internal weak pull-up resistor of 6 K
that can
be disabled or enabled in the Quartus II software through the Disable nCS and
OE pull-ups on configuration device option.
nINIT_CONF
Open-Drain Output
The nINIT_CONF pin can be connected to the nCONFIG pin on the FPGA to
initiate configuration from the EPC device using a private JTAG instruction. This
pin contains an internal weak pull-up resistor of 6K
that is always active. The
INIT
_CONF pin does not need to be connected if its functionality is not used. If
n
INIT
_CONF is not used, nCONFIG must be pulled to VCC either directly or
through a pull-up resistor.
OE
Open-Drain
Bidirectional
This pin is driven low when POR is not complete. A user-selectable 2-ms or
100-ms counter holds off the release of OE during initial power up to permit
voltage levels to stabilize. POR time can be extended by externally holding OE low.
OE
is connected to the FPGA nSTATUS signal. After the EPC device controller
releases OE, it waits for the nSTATUS-OE line to go high before starting the FPGA
configuration process. This pin contains a programmable internal weak pull-up
resistor of 6 K
that can be disabled or enabled in the Quartus II software
through the Disable nCS and OE pull-ups on configuration device option.
相关PDF资料 |
PDF描述 |
|---|---|
| EPCS16SI16N | IC CONFIG DEVICE 16MBIT 16-SOIC |
| EPF10K10AQI208-3 | IC FLEX 10KA FPGA 10K 208-PQFP |
| EPF10K200EBC600-1 | IC FLEX 10KE FPGA 200K 600-BGA |
| EPF6024AQI208-3 | IC FLEX 6000 FPGA 24K 208-PQFP |
| EPF81500AQC240-2 | IC FLEX 8000A FPGA 16K 240-PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPC16UC88N | 功能描述:FPGA-配置存储器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
| EPC16UI88AA | 功能描述:FPGA-配置存储器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
| EPC16UI88N | 功能描述:FPGA-配置存储器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
| EPC16XXX | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC17 | 制造商:TDK 制造商全称:TDK Electronics 功能描述:Ferrite Cores For Power Supply and Signal Transformer EPC Cores |
发布紧急采购，3分钟左右您将得到回复。