参数资料
型号: EPM2210GF324A5N
厂商: ALTERA CORP
元件分类: PLD
英文描述: FLASH PLD, PBGA324
封装: 19 X 19 MM, 1 MM PITCH, LEAD FREE, FBGA-324
文件页数: 88/108页
文件大小: 1342K
代理商: EPM2210GF324A5N
5–10Core Version a.b.c variable
Altera Corporation
MAX II Device Handbook, Volume 1
July 2008
Power Consumption
Power
Consumption
Designers can use the Altera PowerPlay Early Power Estimator and
PowerPlay Power Analyzer to estimate the device power.
f
For more information about these power analysis tools, refer to the
MAX II Device Handbook and the PowerPlay Power Analysis chapter in
volume 3 of the Quartus II Handbook.
Timing Model
and
Specifications
MAX II devices timing can be analyzed with the Altera Quartus II
software, a variety of popular industry-standard EDA simulators and
timing analyzers, or with the timing model shown in Figure 5–2.
MAX II devices have predictable internal delays that enable the designer
to determine the worst-case timing of any design. The software provides
timing simulation, point-to-point delay prediction, and detailed timing
analysis for device-wide performance evaluation.
Figure 5–2. MAX II Device Timing Model
The timing characteristics of any signal path can be derived from the
timing model and parameters of a particular device. External timing
parameters, which represent pin-to-pin timing delays, can be calculated
as the sum of internal parameters. Refer to the Understanding Timing in
MAX II Devices chapter in the MAX II Device Handbook for more
information.
I/O Pin
I/O Input Delay
t
IN
INPUT
Global Input Delay
t
C4
t
R4
Output
Delay
t
OD
t
XZ
t
ZX
t LOCAL
t
GLOB
Logic Element
I/O Pin
t
FASTIO
Output Routing
Delay
User
Flash
Memory
From Adjacent LE
To Adjacent LE
Input Routing
Delay
t
DL
t
LUT
t
C
LUT Delay
Register Control
Delay
Register Delays
t
CO
t
SU
t
H
t
PRE
t
CLR
Data-In/LUT Chain
Data-Out
t
IODR
Output and Output Enable
Data Delay
t
IOE
t
COMB
Combinational Path Delay
相关PDF资料
PDF描述
EPM7064BFC100-3 EE PLD, 3.5 ns, PBGA100
EPM7064BFC100-5 EE PLD, 3.5 ns, PBGA100
EPM7064BFC100-7 EE PLD, 3.5 ns, PBGA100
EPM7064BTC100-3 EE PLD, 3.5 ns, PQFP100
EPM7064BTC100-5 EE PLD, 3.5 ns, PQFP100
相关代理商/技术参数
参数描述
EPM2210GF324C3 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 272 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM2210GF324C3N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 272 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM2210GF324C4 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 272 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM2210GF324C4N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 272 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM2210GF324C5 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 272 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100