参数资料
型号: EPM7256SRI208-10N
厂商: Altera
文件页数: 56/66页
文件大小: 0K
描述: IC MAX 7000 CPLD 256 208-RQFP
产品变化通告: Package Change 30/Jun/2010
标准包装: 24
系列: MAX® 7000
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 10.0ns
电压电源 - 内部: 4.5 V ~ 5.5 V
逻辑元件/逻辑块数目: 16
宏单元数: 256
门数: 5000
输入/输出数: 164
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 208-BFQFP 裸露焊盘
供应商设备封装: 208-RQFP(28x28)
包装: 托盘
6
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
MAX 7000 devices contain from 32 to 256 macrocells that are combined
into groups of 16 macrocells, called logic array blocks (LABs). Each
macrocell has a programmable-AND/fixed-OR array and a configurable
register with independently programmable clock, clock enable, clear, and
preset functions. To build complex logic functions, each macrocell can be
supplemented with both shareable expander product terms and high-
speed parallel expander product terms to provide up to 32 product terms
per macrocell.
The MAX 7000 family provides programmable speed/power
optimization. Speed-critical portions of a design can run at high
speed/full power, while the remaining portions run at reduced
speed/low power. This speed/power optimization feature enables the
designer to configure one or more macrocells to operate at 50% or lower
power while adding only a nominal timing delay. MAX 7000E and
MAX 7000S devices also provide an option that reduces the slew rate of
the output buffers, minimizing noise transients when non-speed-critical
signals are switching. The output drivers of all MAX 7000 devices (except
44-pin devices) can be set for either 3.3-V or 5.0-V operation, allowing
MAX 7000 devices to be used in mixed-voltage systems.
The MAX 7000 family is supported byAltera development systems, which
are integrated packages that offer schematic, text—including VHDL,
Verilog HDL, and the Altera Hardware Description Language (AHDL)—
and waveform design entry, compilation and logic synthesis, simulation
and timing analysis, and device programming. The software provides
EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for
additional design entry and simulation support from other industry-
standard PC- and UNIX-workstation-based EDA tools. The software runs
on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series
700/800 workstations.
f For more information on development tools, see the MAX+PLUS II
Functional
Description
The MAX 7000 architecture includes the following elements:
Logic array blocks
Macrocells
Expander product terms (shareable and parallel)
Programmable interconnect array
I/O control blocks
相关PDF资料
PDF描述
EPM7256SRI208-10 IC MAX 7000 CPLD 256 208-RQFP
VI-2WX-CY-F2 CONVERTER MOD DC/DC 5.2V 50W
TAP105M035HSB CAP TANT 1UF 35V 20% RADIAL
ABM30DTAS CONN EDGECARD 60POS R/A .156 SLD
EPM7512AETC144-12N IC MAX 7000 CPLD 512 144-TQFP
相关代理商/技术参数
参数描述
EPM7256WC208-20 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD
EPM7256WC208-25 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD
EPM7384AEFC256-10 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD
EPM7384AEFC256-12 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD
EPM7384AEFC256-7 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD