- 您现在的位置：买卖IC网 > PDF目录19837 > EPM7256SRI208-10N (Altera)IC MAX 7000 CPLD 256 208-RQFP PDF资料下载
参数资料
| 型号： | EPM7256SRI208-10N |
| 厂商： | Altera |
| 文件页数： | 9/66页 |
| 文件大小： | 0K |
| 描述： | IC MAX 7000 CPLD 256 208-RQFP |
| 产品变化通告： | Package Change 30/Jun/2010 |
| 标准包装： | 24 |
| 系列： | MAX® 7000 |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 10.0ns |
| 电压电源 - 内部： | 4.5 V ~ 5.5 V |
| 逻辑元件/逻辑块数目： | 16 |
| 宏单元数： | 256 |
| 门数： | 5000 |
| 输入/输出数： | 164 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 208-BFQFP 裸露焊盘 |
| 供应商设备封装： | 208-RQFP（28x28） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Altera Corporation
17
MAX 7000 Programmable Logic Device Family Data Sheet
f For more information on using the Jam language, refer to AN 122: Using
Jam STAPL for ISP & ICR via an Embedded Processor.
The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532
specification. The IEEE Std. 1532 is a standard developed to allow
concurrent ISP between multiple PLD vendors.
Programming Sequence
During in-system programming, instructions, addresses, and data are
shifted into the MAX 7000S device through the TDI input pin. Data is
shifted out through the TDO output pin and compared against the
expected data.
Programming a pattern into the device requires the following six ISP
stages. A stand-alone verification of a programmed pattern involves only
stages 1, 2, 5, and 6.
1.
Enter ISP. The enter ISP stage ensures that the I/O pins transition
smoothly from user mode to ISP mode. The enter ISP stage requires
1ms.
2.
Check ID. Before any program or verify process, the silicon ID is
checked. The time required to read this silicon ID is relatively small
compared to the overall programming time.
3.
Bulk Erase. Erasing the device in-system involves shifting in the
instructions to erase the device and applying one erase pulse of
100 ms.
4.
Program. Programming the device in-system involves shifting in the
address and data and then applying the programming pulse to
program the EEPROM cells. This process is repeated for each
EEPROM address.
5.
Verify. Verifying an Altera device in-system involves shifting in
addresses, applying the read pulse to verify the EEPROM cells, and
shifting out the data for comparison. This process is repeated for
each EEPROM address.
6.
Exit ISP. An exit ISP stage ensures that the I/O pins transition
smoothly from ISP mode to user mode. The exit ISP stage requires
1ms.
相关PDF资料 |
PDF描述 |
|---|---|
| EPM7256SRI208-10 | IC MAX 7000 CPLD 256 208-RQFP |
| VI-2WX-CY-F2 | CONVERTER MOD DC/DC 5.2V 50W |
| TAP105M035HSB | CAP TANT 1UF 35V 20% RADIAL |
| ABM30DTAS | CONN EDGECARD 60POS R/A .156 SLD |
| EPM7512AETC144-12N | IC MAX 7000 CPLD 512 144-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPM7256WC208-20 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7256WC208-25 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD |
| EPM7384AEFC256-10 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD |
| EPM7384AEFC256-12 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD |
| EPM7384AEFC256-7 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD |
发布紧急采购，3分钟左右您将得到回复。