参数资料
型号: EV-ADF4360-7EB1Z
厂商: Analog Devices Inc
文件页数: 13/28页
文件大小: 0K
描述: BOARD EVAL FOR ADF4360-7
标准包装: 1
主要目的: 计时,频率合成器
嵌入式:
已用 IC / 零件: ADF4360-7
主要属性: 带 VCO 的单路整数-N PLL
次要属性: 900MHz,200kHz PFD
已供物品: 板,缆线,CD
ADF4360-7
Data Sheet
Rev. D | Page 20 of 28
N COUNTER LATCH
Table 8 shows the input data format for programming the
N counter latch.
A Counter Latch
A5 to A1 program the 5-bit A counter. The divide range is
0 (00000) to 31 (11111).
Reserved Bits
DB7 is a spare bit that is reserved. It should be programmed to 0.
B Counter Latch
B13 to B1 program the B counter. The divide range is 3
(00.....0011) to 8191 (11....111).
Overall Divide Range
The overall divide range is defined by ((P × B) + A), where P is
the prescaler value.
CP Gain
DB21 of the N counter latch in the ADF4360 family is the
charge pump gain bit. When this is programmed to 1, Current
Setting 2 is used. When programmed to 0, Current Setting 1 is
used. This bit can also be programmed through DB10 of the con-
trol latch. The bit always reflects the latest value written to it,
whether this is through the control latch or the N counter latch.
Divide-by-2
DB22 is the divide-by-2 bit. When set to 1, the output divide-by-2
function is chosen. When it is set to 0, normal operation occurs.
Divide-by-2 Select
DB23 is the divide-by-2 select bit. When programmed to 1, the
divide-by-2 output is selected as the prescaler input. When set
to 0, the fundamental is used as the prescaler input. For exam-
ple, using the output divide-by-2 feature and a PFD frequency
of 200 kHz, the user needs a value of N = 5,000 to generate
500 MHz. With the divide-by-2 select bit high, the user may
keep N = 2,500.
R COUNTER LATCH
With (C2, C1) = (0, 1), the R counter latch is programmed.
Table 9 shows the input data format for programming the
R counter latch.
R Counter
R1 to R14 set the counter divide ratio. The divide range is
1 (00......001) to 16383 (111......111).
Antibacklash Pulse Width
DB16 and DB17 set the antibacklash pulse width.
Lock Detect Precision
DB18 is the lock detect precision bit. This bit sets the number of
reference cycles with less than 15 ns phase error for entering the
locked state. With LDP at 1, five cycles are taken; with LDP at 0,
three cycles are taken.
Test Mode Bit
DB19 is the test mode bit (TMB) and should be set to 0. With
TMB = 0, the contents of the test mode latch are ignored and
normal operation occurs as determined by the contents of the
control latch, R counter latch, and N counter latch. Note that
test modes are for factory testing only and should not be pro-
grammed by the user.
Band Select Clock
These bits set a divider for the band select logic clock input. The
output of the R counter is by default the value used to clock the
band select logic, but if this value is too high (>1 MHz), a
divider can be switched on to divide the R counter output to a
smaller value (see Table 9).
Reserved Bits
DB23 to DB22 are spare bits that are reserved. They should be
programmed to 0.
相关PDF资料
PDF描述
RCC15DRTF CONN EDGECARD 30POS DIP .100 SLD
RSA06DRMH-S288 CONN EDGECARD 12POS .125 EXTEND
SLF7055T-1R5N4R0-3PF INDUCTOR POWER 1.5UH 4.0A SMD
RCC18DRAN CONN EDGECARD 36POS R/A .100 SLD
RMA06DRMH-S288 CONN EDGECARD 12POS .125 EXTEND
相关代理商/技术参数
参数描述
EV-ADF4360-8EB1Z 功能描述:BOARD EVALUATION FOR ADF4360-8 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EV-ADF4360-9EB1Z 功能描述:BOARD EVAL FOR ADF4360-9 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EV-ADF4602EB3ZTST 制造商:Analog Devices 功能描述:BASEBAND ADAPTER BOARD - Boxed Product (Development Kits)
EV-ADUCRF101MK1Z 制造商:Analog Devices 功能描述:EVALUATION BOARD WITH USB - Boxed Product (Development Kits)
EV-ADUCRF101MK1ZU1 制造商:Analog Devices 功能描述:DEVELOPMENT TOOL - Boxed Product (Development Kits)