- 您现在的位置：买卖IC网 > PDF目录16562 > EV-ADF4360-7EB1Z (Analog Devices Inc)BOARD EVAL FOR ADF4360-7 PDF资料下载
参数资料
| 型号： | EV-ADF4360-7EB1Z |
| 厂商： | Analog Devices Inc |
| 文件页数： | 26/28页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADF4360-7 |
| 标准包装： | 1 |
| 主要目的： | 计时，频率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-7 |
| 主要属性： | 带 VCO 的单路整数-N PLL |
| 次要属性： | 900MHz，200kHz PFD |
| 已供物品： | 板，缆线，CD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页
Data Sheet
ADF4360-7
Rev. D | Page 7 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ADF4360-7
TOP VIEW
(Not to Scale)
CPGND
1
AVDD 2
AGND
3
RFOUTA 4
RFOUTB 5
VVCO 6
DATA
18
CLK
17
REFIN
16
DGND
15
CN
14
RSET
13
V
T
UNE
7
AG
ND
8
L1
9
L2
10
AG
ND
11
C
12
CP
24
CE
23
AG
ND
22
DV
DD
21
M
UX
O
UT
20
LE
19
04441-
003
PIN 1
IDENTIFIER
NOTES
1. THE EXPOSED PAD MUST BE CONNECTED TO AGND.
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Function
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
2
AVDD
Analog Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane should be
placed as close as possible to this pin. AVDD must have the same value as DVDD.
3, 8, 11, 22
AGND
Analog Ground. This is the ground return path of the prescaler and VCO.
4
RFOUTA
VCO Output. The output level is programmable from 5 dBm to 14 dBm. See the Output Matching section for a de-
scription of the various output stages.
5
RFOUTB
VCO Complementary Output. The output level is programmable from 5 dBm to 14 dBm. See the Output Matching
section for a description of the various output stages.
6
VVCO
Power Supply for the VCO. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane should
be placed as close as possible to this pin. VVCO must have the same value as AVDD.
7
VTUNE
Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP output voltage.
9
L1
An external inductor to AGND should be connected to this pin to set the ADF4360-7 output frequency. L1 and L2 need
to be the same value. For inductances greater than 3.3 nH, a 470 resistor should be added in parallel to AGND.
10
L2
An external inductor to AGND should be connected to this pin to set the ADF4360-7 output frequency. L1 and L2 need
to be the same value. For inductances greater than 3.3 nH, a 470 resistor should be added in parallel to AGND.
12
CC
Internal Compensation Node. This pin must be decoupled to ground with a 10 nF capacitor.
13
RSET
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current for the synthesizer. The
nominal voltage potential at the RSET pin is 0.6 V. The relationship betwe
en ICP and RSET is
SET
CPmax
R
I
11.75
=
where RSET = 4.7 k, and ICPmax = 2.5 mA.
14
CN
Internal Compensation Node. This pin must be decoupled to VVCO with a 10 F capacitor.
15
DGND
Digital Ground.
16
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input resistance of 100 k
(see Figure 16). This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
17
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit
shift register on the CLK rising edge. This input is a high impedance CMOS input.
18
DATA
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high im-
pedance CMOS input.
19
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, and
the relevant latch is selected using the control bits.
20
MUXOUT
This multiplexer output lets either the lock detect, the scaled RF, or the scaled reference frequency be accessed externally.
21
DVDD
Digital Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the digital ground plane should be
placed as close as possible to this pin. DVDD must have the same value as AVDD.
23
CE
Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state mode. Taking
the pin high powers up the device depending on the status of the power-down bits.
24
CP
Charge Pump Output. When enabled, this provides ± ICP to the external loop filter, which in turn drives the internal VCO.
EP
Exposed Pad. The exposed pad must be connected to AGND.
相关PDF资料 |
PDF描述 |
|---|---|
| RCC15DRTF | CONN EDGECARD 30POS DIP .100 SLD |
| RSA06DRMH-S288 | CONN EDGECARD 12POS .125 EXTEND |
| SLF7055T-1R5N4R0-3PF | INDUCTOR POWER 1.5UH 4.0A SMD |
| RCC18DRAN | CONN EDGECARD 36POS R/A .100 SLD |
| RMA06DRMH-S288 | CONN EDGECARD 12POS .125 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EV-ADF4360-8EB1Z | 功能描述:BOARD EVALUATION FOR ADF4360-8 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EV-ADF4360-9EB1Z | 功能描述:BOARD EVAL FOR ADF4360-9 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EV-ADF4602EB3ZTST | 制造商:Analog Devices 功能描述:BASEBAND ADAPTER BOARD - Boxed Product (Development Kits) |
| EV-ADUCRF101MK1Z | 制造商:Analog Devices 功能描述:EVALUATION BOARD WITH USB - Boxed Product (Development Kits) |
| EV-ADUCRF101MK1ZU1 | 制造商:Analog Devices 功能描述:DEVELOPMENT TOOL - Boxed Product (Development Kits) |
发布紧急采购，3分钟左右您将得到回复。