- 您现在的位置：买卖IC网 > PDF目录16562 > EV-ADF4360-7EB1Z (Analog Devices Inc)BOARD EVAL FOR ADF4360-7 PDF资料下载
参数资料
| 型号： | EV-ADF4360-7EB1Z |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/28页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADF4360-7 |
| 标准包装： | 1 |
| 主要目的： | 计时，频率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-7 |
| 主要属性： | 带 VCO 的单路整数-N PLL |
| 次要属性： | 900MHz，200kHz PFD |
| 已供物品： | 板，缆线，CD |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
ADF4360-7
Rev. D | Page 17 of 28
POWER-UP
Power-Up Sequence
The correct programming sequence for the ADF4360-7 after
power-up is:
1. R counter latch
2. Control latch
3. N counter latch
Initial Power-Up
Initial power-up refers to programming the part after the
application of voltage to the AVDD, DVDD, VVCO and CE pins. On
initial power-up, an interval is required between programming
the control latch and programming the N counter latch. This
interval is necessary to allow the transient behavior of the
ADF4360-7 during initial power-up to settle.
During initial power-up, a write to the control latch powers up
the part, and the bias currents of the VCO begin to settle. If
these currents have not settled to within 10% of their steady-
state value, and if the N counter latch is then programmed, the
VCO may not oscillate at the desired frequency, which does not
allow the band select logic to choose the correct frequency
band, and the ADF4360-7 may not achieve lock. If the recom-
mended interval is inserted, and the N counter latch is pro-
grammed, the band select logic can choose the correct frequen-
cy band, and the part locks to the correct frequency.
The duration of this interval is affected by the value of the
capacitor on the CN pin (Pin 14). This capacitor is used to
reduce the close-in noise of the ADF4360-7 VCO. The
recommended value of this capacitor is 10 F. Using this value
requires an interval of ≥10 ms between the latching in of the
control latch bits and latching in of the N counter latch bits. If a
shorter delay is required, the capacitor can be reduced. A slight
phase noise penalty is incurred by this change, which is further
explained in the Table 10.
Table 10. CN Capacitance vs. Interval and Phase Noise
CN Value
Recommended Interval Between
Control Latch and N Counter Latch
Open-Loop Phase Noise @ 10 kHz
Offset (L1 and L2 = 1.0 nH)
Open-Loop Phase Noise @ 10 kHz
Offset (L1 and L2 = 13.0 nH)
10 F
≥10 ms
90 dBc
99 dBc
440 nF
≥ 600 s
88 dBc
97 dBc
CLOCK
POWER-UP
DATA
LE
R COUNTER
LATCH DATA
CONTROL
LATCH DATA
N COUNTER
LATCH DATA
REQUIRED INTERVAL
CONTROL LATCH WRITE TO
N COUNTER LATCH WRITE
04441-026
Figure 22. ADF4360-7 Power-Up Timing
相关PDF资料 |
PDF描述 |
|---|---|
| RCC15DRTF | CONN EDGECARD 30POS DIP .100 SLD |
| RSA06DRMH-S288 | CONN EDGECARD 12POS .125 EXTEND |
| SLF7055T-1R5N4R0-3PF | INDUCTOR POWER 1.5UH 4.0A SMD |
| RCC18DRAN | CONN EDGECARD 36POS R/A .100 SLD |
| RMA06DRMH-S288 | CONN EDGECARD 12POS .125 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EV-ADF4360-8EB1Z | 功能描述:BOARD EVALUATION FOR ADF4360-8 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EV-ADF4360-9EB1Z | 功能描述:BOARD EVAL FOR ADF4360-9 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EV-ADF4602EB3ZTST | 制造商:Analog Devices 功能描述:BASEBAND ADAPTER BOARD - Boxed Product (Development Kits) |
| EV-ADUCRF101MK1Z | 制造商:Analog Devices 功能描述:EVALUATION BOARD WITH USB - Boxed Product (Development Kits) |
| EV-ADUCRF101MK1ZU1 | 制造商:Analog Devices 功能描述:DEVELOPMENT TOOL - Boxed Product (Development Kits) |
发布紧急采购，3分钟左右您将得到回复。