参数资料
型号: EV-ADF4360-9EB1Z
厂商: Analog Devices Inc
文件页数: 14/24页
文件大小: 0K
描述: BOARD EVAL FOR ADF4360-9
标准包装: 1
主要目的: 计时,频率合成器
嵌入式:
已用 IC / 零件: ADF4360-9
主要属性: 带 VCO 的单路整数-N PLL
次要属性: 360MHz,1.6MHz PFD
已供物品: 板,缆线,CD
Data Sheet
ADF4360-9
Rev. C | Page 21 of 24
GSM TEST CLOCK
Figure 30 shows the ADF4360-9 used to generate three different
frequencies at DIVOUT. The frequencies required are 45 MHz,
80 MHz, and 95 MHz. This is achieved by generating 360 MHz,
320 MHz, and 380 MHz and programming the correct A divider
ratio. Because a 50% duty cycle is required, the A/2 DIVOUT
mode is selected. This means that A values of 4, 2, and 2 are
selected, respectively, for each of the output frequencies
previously mentioned.
The low-pass filter was designed using ADIsimPLL for a
channel spacing of 1 MHz and an open-loop bandwidth of
40 kHz. Larger PFD frequencies can be used to reduce in-band
noise and, therefore, rms jitter. However, for the purposes of
this example, 1 MHz is used. The measured rms jitter from this
circuit at each frequency is less than 1.5 ps.
Two 21 nH inductors are required for the specified frequency
range. The reference frequency is from a 20 MHz TCXO from
Fox; therefore, an R value of 20 is programmed. Taking into
account the high PFD frequency and its effect on the band
select logic, the band select clock divider is enabled. In this case,
a value of 8 is chosen. A very simple shunt resistor and dc-blocking
capacitor complete the RF output stage. Because these outputs
are not used, they are terminated in 50 resistors. This is
recommended for circuit stability. Leaving the RF outputs
open is not recommended.
The CMOS level output frequency is available at DIVOUT. If
the frequency has to drive a low impedance load, a buffer is
recommended.
SPI
-C
O
M
PA
TIB
LE
S
E
R
IA
L
BUS
ADF4360-9
VVCO
FOX
801BE-160
20MHz
VVCO
CPGND
AGND DGND L1 L2
RFOUTB
RFOUTA
CP
DIVOUT
1nF
150pF
21nH
470
21nH
470
56pF
2.2nF
51
100pF
1nF
10F
4.7k
5.6k
12k
RSET
CC
LE
DATA
CLK
REFIN
CN
VTUNE
AVDD
DVDD
LD
5
4
7
23
21
2
6
14
16
17
18
19
13
1
3
8
9
10
11
22
15
12
51
VVDD
LOCK
DETECT
07139-
027
20
24
Figure 30.GSM Test Clock
相关PDF资料
PDF描述
A6MMS-2636G IDC CABLE - ADM26S/AE26G/ADM26S
M2MXH-1440K IDC CABLE - MDM14H/MC14F/X
H3DWH-2618M IDC CABLE - HKR26H/AE26M/HPL26H
EV-ADF4360-0EB1Z BOARD EVAL FOR ADF4360-0
H3DKH-2618M IDC CABLE - HKR26H/AE26M/HPK26H
相关代理商/技术参数
参数描述
EV-ADF4602EB3ZTST 制造商:Analog Devices 功能描述:BASEBAND ADAPTER BOARD - Boxed Product (Development Kits)
EV-ADUCRF101MK1Z 制造商:Analog Devices 功能描述:EVALUATION BOARD WITH USB - Boxed Product (Development Kits)
EV-ADUCRF101MK1ZU1 制造商:Analog Devices 功能描述:DEVELOPMENT TOOL - Boxed Product (Development Kits)
EV-ADUCRF101MK3ZU1 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits)
EVA-EC-DASHBOARD-001 制造商:Renesas Electronics Corporation 功能描述:78K0 REF BD 78K0/DF2 MCU 制造商:Renesas Electronics Corporation 功能描述:EVA-EC-DASHBOARD-001 - Boxed Product (Development Kits) 制造商:Renesas Electronics Corporation 功能描述:EVALUATION BOARD