- 您现在的位置：买卖IC网 > PDF目录17030 > EVAL-AD7706EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7706 PDF资料下载
参数资料
| 型号： | EVAL-AD7706EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7706 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 500 |
| 数据接口： | 串行 |
| 输入范围： | 0 ~ 5.25 V |
| 在以下条件下的电源（标准）： | 6.5mW @ 500SPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7706 |
| 已供物品： | 板，CD |
| 相关产品： | AD7706BNZ-ND - IC ADC 16BIT 3CHAN 16DIP AD7706BRUZ-REEL7-ND - IC ADC 16BIT 3CHAN 16TSSOP AD7706BRZ-REEL7TR-ND - IC ADC 16BIT 3CHAN 16SOIC AD7706BRUZ-REEL-ND - IC ADC 16BIT 3CHAN 16TSSOP AD7706BRZ-REEL-ND - IC ADC 16BIT 3CHAN 16SOIC AD7706BRZ-ND - IC ADC 16BIT 3CH 16-SOIC AD7706BRUZ-ND - IC ADC 16BIT 3CH 16-TSSOP AD7706BRU-REEL7-ND - IC ADC 16BIT 3CH 16-TSSOP T/R AD7706BRU-ND - IC ADC 16BIT 3CH 16-TSSOP AD7706BR-REEL7-ND - IC ADC 16BIT 3CH 16-SOIC T/R 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD7705/AD7706
Rev. C | Page 19 of 44
CLOCK REGISTER (RS2, RS1, RS0 = 0, 1, 0); POWER-ON/RESET STATUS: 05 HEXADECIMAL
The clock register is an 8-bit register from which data can be read or to which data can be written.
outlines the bit designations for the clock register.
Table 18. Clock Register
ZERO (0)
CLKDIS (0)
CLKDIV (0)
CLK (1)
FS1 (0)
FS0 (1)
Table 19. Clock Register Description
Register
Description
ZERO
Zero. A zero must be written to these bits to ensure correct operation of the AD7705/AD7706. Failure to do so might result in
unspecified operation of the device.
CLKDIS
Master Clock Disable Bit. Logic 1 in this bit disables the master clock, preventing it from appearing at the MCLK OUT pin. When
disabled, the MCLK OUT pin is forced low. This feature allows the user the flexibility of either using the MCLK OUT as a clock
source for other devices in the system, or turning off the MCLK OUT as a power-saving feature. When using an external master
clock on the MCLK IN pin, the AD7705/AD7706 continue to have internal clocks and convert normally with the CLKDIS bit
active. When using a crystal oscillator or ceramic resonator across Pin MCLK IN and Pin MCLK OUT, the AD7705/AD7706 clocks
are stopped, and no conversions take place when the CLKDIS bit is active.
CLKDIV
Clock Divider Bit. With this bit at Logic 1, the clock frequency appearing at the MCLK IN pin is divided by 2 before being used
internally by the AD7705/AD7706. For example, when this bit is set to Logic 1, the user can operate with a 4.9152 MHz crystal
between Pin MCLK IN and Pin MCLK OUT, and internally the part operates with the specified 2.4576 MHz. With this bit at
Logic 0, the clock frequency appearing at the MCLK IN pin is the frequency used internally by the part.
CLK
Clock Bit. This bit should be set in accordance with the operating frequency of the AD7705/AD7706. If the device has a master
clock frequency of 2.4576 MHz (CLKDIV = 0) or 4.9152 MHz (CLKDIV = 1), this bit should be set to Logic 1. If the device has a
master clock frequency of 1 MHz (CLKDIV = 0) or 2 MHz (CLKDIV = 1), this bit should be set to Logic 0. This bit sets up the
appropriate scaling currents for a given operating frequency and, together with FS1 and FS0, chooses the output update rate
for the device. If this bit is not set correctly for the master clock frequency of the device, the AD7705/AD7706 might not
operate to specification.
FS1, FS0
Filter Selection Bits. Along with the CLK bit, FS1 and FS0 determine the output update rate, the filter’s first notch, and the 3 dB
frequency, as outlined in Table 20. The on-chip digital filter provides a sinc3 (or (sinx/x)3) filter response. In association with the
gain selection, it also determines the output noise of the device. Changing the filter notch frequency, as well as the selected gain,
impacts resolution. Table 5 through Table 8 show the effects of filter notch frequency and gain on the output noise and effective
resolution of the part. The output data rate, or effective conversion time, for the device is equal to the frequency selected for
the first notch of the filter. For example, if the first notch of the filter is selected at 50 Hz, a new word is available at a 50 Hz output
rate, or every 20 ms. If the first notch is at 500 Hz, a new word is available every 2 ms. A calibration should be initiated when
any of these bits are changed. The settling time of the filter to a full-scale step input is worst case 4 × 1/(output data rate). For
example, with the filter-first notch at 50 Hz, the settling time of the filter to a full-scale step input is 80 ms maximum. If the first
notch is at 500 Hz, the settling time is 8 ms maximum. This settling time can be reduced to 3 × 1/(output data rate) by
synchronizing the step input change with a reset of the digital filter. In other words, if the step input takes place with the
FSYNC bit high, the settling time is 3 × 1/(output data rate) from the time when the FSYNC bit returns low. The 3 dB
frequency is determined by the programmed first notch frequency according to the relationship:
frequency
notch
first
filter
frequency
filter
-
262
.
0
dB
3
×
=
Table 20. Output Update Rates
FS1
FS0
Output Update Rate
3 dB Filter Cutoff
0
20 Hz
5.24 Hz
0
1
25 Hz
6.55 Hz
0
1
0
100 Hz
26.2 Hz
0
1
200 Hz
52.4 Hz
1
0
50 Hz
13.1 Hz
1
0
1
60 Hz
15.7 Hz
1
0
250 Hz
65.5 Hz
1
500 Hz
131 Hz
1 Assumes correct clock frequency on MCLK IN pin with the CLKDIV bit set appropriately.
相关PDF资料 |
PDF描述 |
|---|---|
| SDS130R-473M | INDUCTOR PWR SHIELDED 47UH SMD |
| ECM10DKKI | CONN EDGECARD 20POS .156 WW |
| EBC18DRYN-S93 | CONN EDGECARD 36POS DIP .100 SLD |
| VI-B7K-EY | CONVERTER MOD DC/DC 40V 50W |
| RYM06DTKN-S288 | CONN EDGECARD 12POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7707EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 3V/5 V, 610 V INPUT RANGE, 1 MW 3-CH 16BIT, SIG - Bulk |
| EVAL-AD7708EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7708EBZ | 功能描述:BOARD EVAL FOR AD7708 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7709EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT- ADC W/ SWITABLE CURRENT SOURCES - Bulk |
| EVAL-AD7710EB | 制造商:AD 制造商全称:Analog Devices 功能描述:Signal Conditioning ADC |
发布紧急采购，3分钟左右您将得到回复。