- 您现在的位置：买卖IC网 > PDF目录17030 > EVAL-AD7706EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7706 PDF资料下载
参数资料
| 型号： | EVAL-AD7706EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7706 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 500 |
| 数据接口： | 串行 |
| 输入范围： | 0 ~ 5.25 V |
| 在以下条件下的电源（标准）： | 6.5mW @ 500SPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7706 |
| 已供物品： | 板，CD |
| 相关产品： | AD7706BNZ-ND - IC ADC 16BIT 3CHAN 16DIP AD7706BRUZ-REEL7-ND - IC ADC 16BIT 3CHAN 16TSSOP AD7706BRZ-REEL7TR-ND - IC ADC 16BIT 3CHAN 16SOIC AD7706BRUZ-REEL-ND - IC ADC 16BIT 3CHAN 16TSSOP AD7706BRZ-REEL-ND - IC ADC 16BIT 3CHAN 16SOIC AD7706BRZ-ND - IC ADC 16BIT 3CH 16-SOIC AD7706BRUZ-ND - IC ADC 16BIT 3CH 16-TSSOP AD7706BRU-REEL7-ND - IC ADC 16BIT 3CH 16-TSSOP T/R AD7706BRU-ND - IC ADC 16BIT 3CH 16-TSSOP AD7706BR-REEL7-ND - IC ADC 16BIT 3CH 16-SOIC T/R 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD7705/AD7706
Rev. C | Page 24 of 44
Filter Characteristics
The AD7705/AD7706 digital filter is a low-pass filter with a
(sinx/x)3 response (also called sinc3). The transfer function for
the filter is described in the z-domain by
3
1
)
(
×
Z
N
z
H
N
and in the frequency domain by
()
3
/
sin
/
sin
1
)
(
S
f
N
f
H
×
π
×
π
×
=
where N is the ratio of the modulator rate to the output rate.
The phase response is defined by the following equation:
(
)
Rad
f
N
H
S
×
π
=
∠
2
3
Figure 15 shows the filter frequency response for a cutoff
frequency of 15.72 Hz, which corresponds to a first filter notch
frequency of 60 Hz. The plot is shown from dc to 390 Hz. This
response is repeated at either side of the digital filter’s sample
frequency and at either side of multiples of the filter’s sample
frequency.
The response of the filter is similar to that of an averaging filter,
but with a sharper roll-off. The output rate for the digital filter
corresponds with the positioning of the first notch of the filter’s
frequency response. Thus, for Figure 15, where the output rate
is 60 Hz, the first notch of the filter is at 60 Hz. The notches of
this (sinx/x)3 filter are repeated at multiples of the first notch.
The filter provides attenuation of better than 100 dB at these
notches.
The cutoff frequency of the digital filter is determined by the value
loaded to Bit FS0 and Bit FS1 in the clock register. Programming a
different cutoff frequency via Bit FS0 and Bit FS1 does not alter
the profile of the filter response, but changes the frequency of
the notches. The output update of the part and the frequency of
the first notch correspond.
Because the AD7705/AD7706 contain this on-chip, low-pass
filtering, a settling time is associated with step function inputs,
and data on the output is invalid after a step change until the
settling time has elapsed. The settling time depends on the output
rate chosen for the filter. The settling time of the filter to a full-
scale step input can be up to four times the output data period.
For a synchronized step input using the FSYNC function, the
settling time is three times the output data period.
FREQUENCY (Hz)
0
–140
–240
0
GAIN
(
d
B)
60
120
180
240
300
360
–20
–160
–180
–60
–100
–40
–80
–200
–220
–120
01166-015
Figure 15. Frequency Response of AD7705 Filter
Postfiltering
The on-chip modulator provides samples at a 19.2 kHz output rate
with fCLKIN at 2.4576 MHz. The on-chip digital filter decimates
these samples to provide data at an output rate that corresponds
to the programmed output rate of the filter. Because the output
data rate is higher than the Nyquist criterion, the output rate for
a given bandwidth satisfies most application requirements. Some
applications, however, might require a higher data rate for a
given bandwidth and noise performance. Applications that need
this higher data rate will require postfiltering following the digital
filtering performed by the AD7705/AD7706.
For example, if the required bandwidth is 7.86 Hz, but the
required update rate is 100 Hz, data can be taken from the
AD7705/AD7706 at the 100 Hz rate, giving a 3 dB bandwidth
of 26.2 Hz. Postfiltering can then be applied to reduce the
bandwidth and output noise to the 7.86 Hz bandwidth level
while maintaining an output rate of 100 Hz.
Postfiltering can also be used to reduce the output noise from
the devices for bandwidths below 13.1 Hz. At a gain of 128 and
a bandwidth of 13.1 Hz, the output rms noise is 450 nV. This is
essentially device noise, or white noise. Because the input is
chopped, the noise has a primarily flat frequency response. By
reducing the bandwidth below 13.1 Hz, the noise in the resultant
pass band is reduced. A reduction in bandwidth by a factor of 2
results in a reduction of approximately 1.25 in the output rms
noise. This additional filtering results in a longer settling time.
相关PDF资料 |
PDF描述 |
|---|---|
| SDS130R-473M | INDUCTOR PWR SHIELDED 47UH SMD |
| ECM10DKKI | CONN EDGECARD 20POS .156 WW |
| EBC18DRYN-S93 | CONN EDGECARD 36POS DIP .100 SLD |
| VI-B7K-EY | CONVERTER MOD DC/DC 40V 50W |
| RYM06DTKN-S288 | CONN EDGECARD 12POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7707EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 3V/5 V, 610 V INPUT RANGE, 1 MW 3-CH 16BIT, SIG - Bulk |
| EVAL-AD7708EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7708EBZ | 功能描述:BOARD EVAL FOR AD7708 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7709EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT- ADC W/ SWITABLE CURRENT SOURCES - Bulk |
| EVAL-AD7710EB | 制造商:AD 制造商全称:Analog Devices 功能描述:Signal Conditioning ADC |
发布紧急采购，3分钟左右您将得到回复。