- 您现在的位置：买卖IC网 > PDF目录17030 > EVAL-AD7706EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7706 PDF资料下载
参数资料
| 型号： | EVAL-AD7706EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 43/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7706 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 500 |
| 数据接口： | 串行 |
| 输入范围： | 0 ~ 5.25 V |
| 在以下条件下的电源（标准）： | 6.5mW @ 500SPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7706 |
| 已供物品： | 板，CD |
| 相关产品： | AD7706BNZ-ND - IC ADC 16BIT 3CHAN 16DIP AD7706BRUZ-REEL7-ND - IC ADC 16BIT 3CHAN 16TSSOP AD7706BRZ-REEL7TR-ND - IC ADC 16BIT 3CHAN 16SOIC AD7706BRUZ-REEL-ND - IC ADC 16BIT 3CHAN 16TSSOP AD7706BRZ-REEL-ND - IC ADC 16BIT 3CHAN 16SOIC AD7706BRZ-ND - IC ADC 16BIT 3CH 16-SOIC AD7706BRUZ-ND - IC ADC 16BIT 3CH 16-TSSOP AD7706BRU-REEL7-ND - IC ADC 16BIT 3CH 16-TSSOP T/R AD7706BRU-ND - IC ADC 16BIT 3CH 16-TSSOP AD7706BR-REEL7-ND - IC ADC 16BIT 3CH 16-SOIC T/R 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页
AD7705/AD7706
Rev. C | Page 8 of 44
TIMING CHARACTERISTICS
VDD = 2.7 V to 5.25 V; GND = 0 V; fCLKIN = 2.4576 MHz; Input Logic 0 = 0 V, Logic 1 = VDD, unless otherwise noted.
Table 2. Timing Characteristics1, 2
Parameter
Limit at TMIN, TMAX
(B Version)
Unit
Conditions/Comments
400
kHz min
Master clock frequency (crystal oscillator or externally supplied)
2.5
MHz max
For specified performance
tCLKIN LO
0.4 × tCLKIN
ns min
Master clock input low time, tCLKIN = 1/fCLKIN
tCLKIN HI
0.4 × tCLKIN
ns min
Master clock input high time
t1
500 × tCLKIN
ns nom
DRDY high time
t2
100
ns min
RESET pulse width
Read Operation
t3
0
ns min
DRDY to CS setup time
t4
120
ns min
CS falling edge to SCLK rising edge setup time
t55
0
ns min
SCLK falling edge to data valid delay
80
ns max
VDD = 5 V
100
ns max
VDD = 3.0 V
t6
100
ns min
SCLK high pulse width
t7
100
ns min
SCLK low pulse width
t8
0
ns min
CS rising edge to SCLK rising edge hold time
10
ns min
Bus relinquish time after SCLK rising edge
60
ns max
VDD = 5 V
100
ns max
VDD = 3.0 V
t10
100
ns max
SCLK falling edge to DRDY high7
Write Operation
t11
120
ns min
CS falling edge to SCLK rising edge setup time
t12
30
ns min
Data valid to SCLK rising edge setup time
t13
20
ns min
Data valid to SCLK rising edge hold time
t14
100
ns min
SCLK high pulse width
t15
100
ns min
SCLK low pulse width
t16
0
ns min
CS rising edge to SCLK rising edge hold time
1 Sample tested at 25°C to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2 See Figure 19 and Figure 20.
3 The fCLKIN duty cycle range is 45% to 55%. fCLKIN must be supplied whenever the AD7705/AD7706 are not in standby mode. If no clock is present, the devices can draw
higher current than specified, and possibly become uncalibrated.
4 The AD7705/AD7706 are production tested with fCLKIN at 2.4576 MHz (1 MHz for some IDD tests). They are guaranteed by characterization to operate at 400 kHz.
5 These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
6 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
7
DRDY returns high upon completion of the first read from the device after an output update. The same data can be reread while DRDY is high, but care should be
taken that subsequent reads do not occur close to the next output update.
TO OUTPUT
PIN
50pF
ISINK (800μA AT VDD = 5V
100
μA AT V
DD = 3V)
1.6V
ISOURCE (200μA AT VDD = 5V
100mA AT VDD = 3V)
01166-002
Figure 2. Load Circuit for Access Time and Bus Relinquish Time
相关PDF资料 |
PDF描述 |
|---|---|
| SDS130R-473M | INDUCTOR PWR SHIELDED 47UH SMD |
| ECM10DKKI | CONN EDGECARD 20POS .156 WW |
| EBC18DRYN-S93 | CONN EDGECARD 36POS DIP .100 SLD |
| VI-B7K-EY | CONVERTER MOD DC/DC 40V 50W |
| RYM06DTKN-S288 | CONN EDGECARD 12POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7707EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 3V/5 V, 610 V INPUT RANGE, 1 MW 3-CH 16BIT, SIG - Bulk |
| EVAL-AD7708EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7708EBZ | 功能描述:BOARD EVAL FOR AD7708 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7709EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT- ADC W/ SWITABLE CURRENT SOURCES - Bulk |
| EVAL-AD7710EB | 制造商:AD 制造商全称:Analog Devices 功能描述:Signal Conditioning ADC |
发布紧急采购，3分钟左右您将得到回复。