- 您现在的位置：买卖IC网 > PDF目录17030 > EVAL-AD7731EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7731 PDF资料下载
参数资料
| 型号： | EVAL-AD7731EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 42/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7731 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 6.4k |
| 数据接口： | 串行 |
| 输入范围： | ±1.28 V |
| 在以下条件下的电源（标准）： | 67.5mW @ 6.4kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7731 |
| 已供物品： | 板，CD |
| 相关产品： | AD7731BNZ-ND - IC ADC 24BIT SIGMA-DELTA 24DIP AD7731BRUZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRUZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRUZ-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRZ-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRZ-REEL-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRZ-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC AD7731BRU-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BRU-ND - IC ADC 24BIT SIGMA-DELTA 24TSSOP AD7731BR-REEL7-ND - IC ADC 24BIT SIGMA-DELTA 24-SOIC 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页
AD7731
–7–
REV. 0
FASTSTEP
FILTER
CHOP
ANALOG
INPUT
DIGITAL
OUTPUT
BUFFER
SKIP
OUTPUT
SCALING
22-TAP
FIR FILTER
THE ANALOG INPUT TO THE PART
CAN BE CHOPPED. IN CHOPPING MODE,
THE INPUT IS CHOPPEDAND THE OUTPUT OF
THE FIRST STAGE FILTER IS CHOPPED
REMOVING ERRORS IN THAT PATH.
THE DEFAULT CONDITION IS
CHOPPING DISABLED
THE FIRST STAGE OF THE DIGITAL
FILTERING ON THE PART IS THE
SINC3 FILTER. THE OUTPUT UPDATE
RATE AND BANDWIDTH OF THIS
FILTER CAN BE PROGRAMMED. IN
SKIP MODE, THE SINC3 FILTER IS
THE ONLY FILTERING PERFORMED
ON THE P3T.
IN SKIP MODE, THERE IS NO
SECOND STAGE OF FILTERING ON
THE PART. THE SINC3 FILTER IS
THE ONLY FILTERING PERFORMED
ON THE PART. THIS IS THE
SECOND STAGE FILTER
WITH SKIP DISABLED, THE NORMAL
OPERATING MODE OF THE SECOND STAGE
OF THE DIGITAL FILTERING ON THE PART IS
A FIXED 22-TAP FIR FILTER. IN SKIP MODE,
THIS FIR FILTER IS BYPASSED. WHEN
FASTSTEP MODE IS ENABLED AND A
STEP INPUT IS DETECTED, THE SECOND
STAGE FILTERING IS PERFORMED BY THE
FAST STEP FILTER UNTIL THE OUTPUT OF
THIS FILTER HAS FULLY SETTLED
THE OUTPUT WORD FROM THE
DIGITAL FILTER IS SCALED BY THE
CALIBRATION COEFFICIENTS
BEFORE BEING PROVIDED AS THE
CONVERSION RESULT
WHEN FASTSTEP MODE IS
ENABLED AND A STEP CHANGE ON
THE INPUT HAS BEEN DETECTED,
THE SECOND STAGE FILTERING IS
PERFORMED BY THE FASTSTEP
FILTER UNTIL THE FIR FILTER HAS
FULLY SETTLED.
THE OUTPUT OF THE FIRST STAGE
OF FILTERING ON THE PART CAN
BE CHOPPED. THE DEFAULT
CONDITION IS CHOPPING
DISABLED
THE PROGRAMMABLE GAIN
CAPABILITY OF THE PART IS
INCORPORATED AROUND THE
SIGMA DELTA MODULATOR.THE
MODULATOR PROVIDES A HIGH-
FREQUENCY 1-BIT DATA STREAM
TO THE DIGITAL FILTER.
THE INPUT SIGNAL IS BUFFERED
ON-CHIP BEFORE BEING APPLIED
TO THE SAMPLING CAPACITOR OF
THE SIGMA DELTA MODULATOR.
THIS ISOLATES THE SAMPLING
CAPACITOR CHARGING CURRENTS
FROM THE ANALOG INPUT PINS
PGA &
SIGMA-DELTA
MODULATOR
SINC3
FILTER
CHOP
INPUT CHOPPING
SINC3 FILTER
SKIP MODE
22-TAP FIR FILTER
OUTPUT SCALING
FASTSTEP FILTER
YY
OUTPUT CHOPPING
PGA & SIGMA-DELTA
MODULATOR
BUFFER
SEE PAGE 25
SEE PAGE 26
SEE PAGE 29
SEE PAGE 28
SEE PAGE 25
SEE PAGE 24
SEE PAGE 23
Figure 3. Signal Processing Chain
PIN CONFIGURATION
SCLK
MCLK IN
DGND
DVDD
SYNC
NC
RDY
CS
MCLK OUT
POL
DIN
DOUT
AGND
AVDD
AIN5
AIN1
STANDBY
14
1
2
24
23
5
6
7
20
19
18
3
4
22
21
817
916
10
15
11
TOP VIEW
(Not to Scale)
12
13
AD7731
RESET
REF IN(–)
REF IN(+)
AIN2
AIN3/D1
AIN4/D0
AIN6
NC = NO CONNECT
PIN FUNCTION DESCRIPTIONS
Pin
No.
Mnemonic
Function
1
SCLK
Serial Clock. Schmitt-Triggered Logic Input. An external serial clock is applied to this input to transfer
serial data to or from the AD7731. This serial clock can be a continuous clock with all data transmitted in a
continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being trans-
mitted to or from the AD7731 in smaller batches of data.
2
MCLK IN
Master Clock signal for the device. This can be provided in the form of a crystal/resonator or external clock.
A crystal/resonator can be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN
pin can be driven with a CMOS-compatible clock and MCLK OUT left unconnected. The part is specified
with a clock input frequency of 4.9152 MHz.
REV. A
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B7J-EY | CONVERTER MOD DC/DC 36V 50W |
| RMM06DTKN-S288 | CONN EDGECARD 12POS .156 EXTEND |
| VI-B7H-EY | CONVERTER MOD DC/DC 52V 50W |
| SDS130R-302N | INDUCTOR PWR SHIELDED 3.0UH SMD |
| VI-B74-EY | CONVERTER MOD DC/DC 48V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7732EB | 制造商:Analog Devices 功能描述:2-CHANNEL, ??10 V INPUT RANGE, HIGH THROUGHPUT, 24-BIT ADC |
| EVAL-AD7732EBZ | 功能描述:BOARD EVAL FOR AD7732 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7734EBZ | 功能描述:BOARD EVALUATION FOR AD7734 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7738EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD7738 ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7738EBZ | 功能描述:BOARD EVAL FOR AD7738 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。