- 您现在的位置：买卖IC网 > PDF目录17050 > EVAL-AD7760EDZ (Analog Devices Inc)BOARD EVAL CONTROL AD7760 PDF资料下载
参数资料
| 型号： | EVAL-AD7760EDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/37页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL CONTROL AD7760 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 2.5M |
| 数据接口： | 并联 |
| 输入范围： | ±3.25 Vpp |
| 在以下条件下的电源（标准）： | 958mW @ 2.5MSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7760 |
| 已供物品： | 板，CD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
AD7760
Rev. A | Page 24 of 36
CLOCKING THE AD7760
The AD7760 requires an external low jitter clock source. This
signal is applied to the MCLK pin, and the MCLKGND pin is
used to sense the ground from the clock source. An internal
clock signal (ICLK) is derived from the MCLK input signal. The
ICLK controls all internal operations of the AD7760. The
maximum ICLK frequency is 20 MHz, but due to an internal
clock divider, a range of MCLK frequencies can be used. There
are two ways to generate the ICLK:
ICLK = MCLK (CDIV = 1)
ICLK = MCLK/2 (CDIV = 0)
These options are selected from the control register (see the
AD7760 Registers section for more details). On power-up, the
default is ICLK = MCLK/2 to ensure that the part can handle
the maximum MCLK frequency of 40 MHz. For output data
rates equal to those used in audio systems, a 12.288 MHz ICLK
frequency can be used. As shown in Table 6, output data rates of
192 kHz, 96 kHz, and 48 kHz are achievable with this ICLK
frequency. As mentioned previously, this ICLK frequency can
be derived from different MCLK frequencies.
It is recommended that the MCLK signal applied to the
AD7760 has a 50-50 mark-space ratio. When operating in clock
divide-by-1 mode (that is, CDIV = 1), using higher mark-space
ratios reduces the maximum MCLK frequency that can be
applied to the AD7760 yielding maximum performance. For
example, using a mark-space ratio of 60-40 (with CDIV = 1)
reduces the maximum MCLK frequency that will yield the
maximum INL and THD performance to 16 MHz.
BUFFERING THE MCLK SIGNAL
The MCLK signal for the AD7760 must be buffered before
being input to the MCLK pin on the AD7760 device. This can
be done simply by routing the MCLK signal to both inputs of an
AND gate (see Figure 47).
The recommended buffer is the NC7SZ08M5, which is a two-
input AND gate from Fairchild Semiconductor. Using the buffer
with a supply voltage of 5 V is advised to achieve optimum
performance from the AD7760.
3
MCLK
SOURCE
NC7SZ08M5
(AND GATE)
AD7760
0
497
5-
054
Figure 47. Buffering the MCLK Signal Using the NC7SZ08M5 AND Gate
MCLK JITTER REQUIREMENTS
The MCLK jitter requirements depend on a number of factors
and are given by
20
)
(
10
2
)
(
dB
SNR
f
OSR
t
IN
rms
j
×
π
×
=
where:
OSR = oversampling ratio = fICLK/ODR.
fIN = maximum input frequency.
SNR(dB) = target SNR.
Example 1
This example can be taken from Table 6, where:
ODR = 2.5 MHz.
fICLK = 20 MHz.
fIN (max) = 1 MHz.
SNR = 108 dB.
ps
79
.
1
10
2
8
4
.
5
6
)
(
=
×
π
×
=
rms
j
t
This is the maximum allowable clock jitter for a full-scale,
1 MHz input tone with the given ICLK and output data rate.
Example 2
Take a second example from Table 6, where:
ODR = 48 kHz.
fICLK = 12.288 MHz.
fIN (max) = 19.2 kHz.
SNR = 120 dB.
ps
133
10
2
.
19
2
256
6
3
)
(
=
×
π
×
=
rms
j
t
The input amplitude also has an effect on these jitter figures.
For example, if the input level was 3 dB below full-scale, the
allowable jitter would be increased by a factor of √2, increasing
the first example to 2.53 ps rms. This happens when the
maximum slew rate is decreased by a reduction in amplitude.
maximum slew rate of a sine wave of the same frequency but
with different amplitudes.
相关PDF资料 |
PDF描述 |
|---|---|
| GCM22DCMD | CONN EDGECARD 44POS .156 WW |
| REC5-4815DRW/H2/C | CONV DC/DC 5W 36-72VIN +/-15VOUT |
| ISL5861EVAL2 | EVALUATION PLATFORM ISL5861 TSSO |
| REC5-4815DRW/H2/A | CONV DC/DC 5W 36-72VIN +/-15VOUT |
| GCA18DTMN | CONN EDGECARD 36POS R/A .125 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7762EB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7762EBZ | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7762EDZ | 功能描述:BOARD EVAL CONTROL AD7762 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7763EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7763EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。