- 您现在的位置：买卖IC网 > PDF目录16427 > EVAL-ADAU1442EBZ (Analog Devices Inc)BOARD EVAL FOR ADAU1442 PDF资料下载
参数资料
| 型号： | EVAL-ADAU1442EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 65/93页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADAU1442 |
| 标准包装： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音频，音频处理 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1442 |
| 主要属性： | 单芯片多通道 28/56 位音频 DSP |
| 次要属性： | I²C & SPI 接口 |
| 已供物品： | 电路板，线缆，说明文档，GPIO 子板，电源 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
Data Sheet
ADAU1442/ADAU1445/ADAU1446
Rev. D | Page 67 of 92
Auxiliary Outputs—Set Enable Mode Register
(Address 0xE0C8)
Table 59. Bit Descriptions of Register 0xE0C8
Bit
Position
Description
Default
[15:2]
Reserved
[1:0]
Auxiliary outputs enable mode
01
00 = auxiliary outputs are always off.
01 = auxiliary outputs are always on.
10 = auxiliary outputs are off on reset.
(They switch on as soon as the hot enable
bit is 1 and switch off as soon as the S/PDIF
lock bit is 0.)
This register controls when the S/PDIF stream is active on the
multipurpose pins when the S/PDIF to I2S mode is active. For
more information, see the Enable S/PDIF to I2S Output section.
Setting Bits[1:0] of Register 0xE0C8 to 10 (auxiliary outputs are
off on reset) is useful for situations in which the S/PDIF stream
may be interrupted unexpectedly. An interruption causes the
S/PDIF lock bit to go low, which in turn disables the auxiliary
outputs. When the S/PDIF stream is recovered, the hot enable
bit must be activated to restore the auxiliary outputs (see the Set
Hot Enable Register (Address 0xE0CA) section for more
information).
S/PDIF Lock Bit Detection Register (Address 0xE0C9)
Table 60. Bit Descriptions of Register 0xE0C9
Bit
Position
Description
[15:1]
Reserved
0
S/PDIF input lock bit (read only)
0 = no valid input stream
1 = successful lock to input stream
This read-only register shows the status of the S/PDIF input
lock bit.
Set Hot Enable Register (Address 0xE0CA)
Table 61. Bit Descriptions of Register 0xE0CA
Bit
Position
Description
Default
[15:1]
Reserved
0
Hot enable bit
0
0 = hot enable inactive
1 = hot enable active
This register allows the hot enable bit to be set, which restarts the
auxiliary outputs when they are configured so that the auxiliary
outputs are off on a reset (that is, Bits[1:0] of Register 0xE0C8 are
set to 10). The hot enable bit is set to 0 automatically in the event
that the S/PDIF receiver loses lock. For more information, see the
(Address 0xE0C8) section.
Read Enable Auxiliary Output Register (Address 0xE0CB)
Table 62. Bit Descriptions of Register 0xE0CB
Bit
Position
Description
[15:1]
Reserved
0
Read enable auxiliary output (read only)
0 = S/PDIF auxiliary outputs disabled
1 = S/PDIF auxiliary outputs enabled
This read-only register shows the status of the S/PDIF auxiliary
outputs.
S/PDIF Loss-of-Lock Behavior Register (Address 0xE0CC)
Table 63. Bit Descriptions of Register 0xE0CC
Bit
Position
Description
Default
[15:1]
Reserved
0
S/PDIF loss-of-lock behavior
0
0 = S/PDIF disable on loss of lock
1 = S/PDIF ignore loss of lock
This register controls the behavior of the S/PDIF receiver in the
event of a loss of lock to the input stream. A loss of lock can arise
when there is severe noise or jitter on the S/PDIF input stream,
rendering it unrecognizable to the receiver. In the default mode,
such an event disables the S/PDIF receiver, causing it to stop
outputting frame sync pulses. This in turn causes the target
ASRC to be muted. Frame sync pulses do not resume until lock
is regained.
When the register is set to 1, the S/PDIF receiver always outputs
frame sync pulses, even if the integrity of the S/PDIF stream is
compromised and the audio samples cannot be recovered. In
such a case, the S/PDIF receiver data output remains at 0 until
lock is regained.
The S/PDIF receiver is robust and can recover streams with
integrity well below the standards of the AES/EBU specification.
Therefore, even in cases of extreme signal degradation, this
register should be used only when audio recovery is required.
In general, a loss-of-lock event is much shorter than an ASRC
mute or unmute ramp.
相关PDF资料 |
PDF描述 |
|---|---|
| A3AAH-4036G | IDC CABLE - ASC40H/AE40G/ASC40H |
| AMIS30622C6227RG | IC MOTOR DVR MICROSTP I2C 20SOIC |
| A1CXB-3036M | IDC CABLE- AKC30B/AE30M/X |
| VE-214-EX | CONVERTER MOD DC/DC 48V 75W |
| GCC10DRYH-S734 | CONN EDGECARD 20POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADAU1446EBZ | 功能描述:BOARD EVAL FOR ADAU1446 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:SigmaDSP® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| EVAL-ADAU1590EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1592EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
| EVAL-ADAU1701EB | 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk |
| EVAL-ADAU1701EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
发布紧急采购，3分钟左右您将得到回复。