- 您现在的位置：买卖IC网 > PDF目录16440 > EVAL-ADAV801EBZ (Analog Devices Inc)BOARD EVALUATION FOR ADAV801 PDF资料下载
参数资料
| 型号： | EVAL-ADAV801EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/60页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADAV801 |
| 标准包装： | 1 |
| 主要目的： | 接口，模拟前端（AFE） |
| 已用 IC / 零件： | ADAV801 |
| 已供物品： | 板 |
| 相关产品： | ADAV801ASTZ-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP ADAV801ASTZ-REEL-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
ADAV801
Rev. A | Page 26 of 60
The size of the user bit buffer can be set by programming the
RxBCONF0 bit in the receiver buffer configuration register, as
shown in Table 11.
Table 11. RxBCONF3 Functionality
RxBCONF0
Receiver User Bit Buffer Size
0
384 bits with Preamble Z as the start of the block.
1
768 bits with Preamble Z as the start of the block.
The updating of the user bit buffer is controlled by Bits
RxBCONF[2:1] and Bit 7 to Bit 4 of the channel status register,
Table 12. RxBCONF[2:1] Functionality
RxBCONF
Bit 2
Bit 1
Receiver User Bit Buffer Configuration
0
User bits are ignored.
0
1
Update second buffer when first buffer is full.
1
0
Format according to Byte 1, Bit 4 to Bit 7, if
PRO bit is set. Format according to IEC60958-3,
if PRO bit is clear.
Table 13. Automatic User Bit Configuration
Bits
7
6
5
4
Automatic Receiver User Bit Buffer
Configuration
0
User bits are ignored.
0
1
0
AES-18 format: the user bit buffer is treated in
the same way as when RxBCONF[2:1] = 0b01.
1
0
User bit buffer is updated in the same way as
when RxBCONF[2:1] = 0b01 and RxBCONF0 =
0b00.
1
0
User-defined format: the user bit buffer is
treated in the same way as when
RxBCONF[2:1] = 0b01.
When the user bit buffer has been filled, the RxUBINT
interrupt bit in the interrupt status register is set, provided that
the RxUBINT mask bit is set, to indicate that the buffer has new
information and can be read.
For the special case when the user data is formatted according
to the IEC 60958-3 standard into messages made of information
units, called IUs, the zeros stuffed between each IU and each
message are removed and only the IUs are stored. Once the end
of the message is sensed by more that eight zeros between IUs,
the user bit buffer is updated with the complete message and
the first buffer begins looking for the start of the next message.
Each IU is stored as a byte consisting of 1, Q, R, S, T, U, V, and
W bits (see the IEC 60958-3 specification for more information).
When 96 IUs are received, the Q subcode of the IUs is stored in
the Q subcode buffer, consisting of 10 bytes. The Q subcode is
the Q bits taken from each of the 96 IUs. The first 10 bytes
(80 bits) of the Q subcode contain information sent by CD, MD,
and DAT systems. The last 16 bits of the Q subcode are used to
perform a CRC check of the Q subcode. If an error occurs in
the CRC check of the Q subcode, the QCRCERROR bit is set.
This is a sticky bit that remains high until the register is read.
Transmitter Operation
The S/PDIF transmitter has a similar buffer structure to the
receive section. The transmitter channel status buffer occupies
24 bytes of the register map. This buffer is long enough to store
the 192 bits required for one channel of channel status informa-
tion. Setting the TxCSSWITCH bit determines if the data
loaded to the transmitter channel status buffer is intended for
Channel A or Channel B. In most cases, the channel status bits
for Channel A and Channel B are the same, in which case
setting the Tx_A/B_Same bit reads the data from the trans-
mitter channel status buffer and transmits it on both channels.
Because the channel status information is rarely changed during
transmission, the information contained in the buffer is trans-
mitted repeatedly. The Disable_Tx_Copy bit can be used to
prevent the channel status bits from being copied from the
transmitter CS buffer into the S/PDIF transmitter buffer until
the user has finished loading the buffers. This feature is
typically used, if the Channel A data and Channel B data are
different. Setting the bit prevents the data from being copied.
Clearing the bit allows the data to be copied and then
transmitted. Figure 48 shows how the buffers are organized.
04
57
7-
0
2
8
TxCSSWITCH
TRANSMIT
CS BUFFER
(0x38 TO 0x4F)
CHANNEL
STATUS A
(24 × 8 BITS)
CHANNEL
STATUS B
(24 × 8 BITS)
DITOUT
S/PDIF
TRANSMIT
BUFFER
Figure 48. Transmitter Channel Status Buffer
As with the receiver section, the transmitted user bits are also
double-buffered. This is required because, unlike the channel
status bits, the user bits do not necessarily repeat themselves.
The user bits can be buffered in various configurations, as listed
in Table 14. Transmission of the user bits is determined by the
state of the BCONF3 bit. If the bit is 0, the user bits begin
transmitting right away without alignment to the Z preamble. If
this bit is 1, the user bits do not start transmitting until a
Z preamble occurs when the TxBCONF[2:1] bits are 01.
Table 14. Transmitter User Bit Buffer Configurations
TxBCONF[2:1]
Bit 2
Bit 1
Transmitter User Bit Buffer Configuration
0
Zeros are transmitted for the user bits.
0
1
Host writes user bits to the buffer until it is full.
1
0
Writes the user bits to the buffer in IUs
specified by IEC60958-3 and transmits them
according to the standard.
1
First 10 bytes of the user-bit buffer are
configured to store a Q subcode.
相关PDF资料 |
PDF描述 |
|---|---|
| H1WXH-2636M | IDC CABLE - HPL26H/AE26M/X |
| VE-211-EX | CONVERTER MOD DC/DC 12V 75W |
| EVAL-ADE5169EBZ-2 | BOARD EVALUATION FOR AD5169 |
| VE-J1M-EX | CONVERTER MINIMOD DC/DC 10V 75W |
| VE-21M-EX | CONVERTER MOD DC/DC 10V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADAV803EBZ | 功能描述:BOARD EVALUATION FOR ADAV803 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| EVAL-ADCMP551BRQ | 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk |
| EVAL-ADCMP551BRQZ | 功能描述:BOARD EVALUATION ADCMP551BRQZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-ADCMP552BRQ | 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Supply, High Speed PECL/LVPECL Comparators |
| EVAL-ADCMP552BRQZ | 功能描述:BOARD EVALUATION ADCMP552BRQZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
发布紧急采购，3分钟左右您将得到回复。