参数资料
型号: EVAL-ADAV801EBZ
厂商: Analog Devices Inc
文件页数: 21/60页
文件大小: 0K
描述: BOARD EVALUATION FOR ADAV801
标准包装: 1
主要目的: 接口,模拟前端(AFE)
已用 IC / 零件: ADAV801
已供物品:
相关产品: ADAV801ASTZ-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP
ADAV801ASTZ-REEL-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP
ADAV801
Rev. A | Page 28 of 60
04
57
7-
0-
0
31
REG 0x76
BITS[4:2]
DIR PLL (512 ×
fS)
DIR PLL (256 ×
fS)
PLLINT1
PLLINT2
MCLKI
XIN
ICLK1
ICLK2
PLL CLOCK
REG 0x06
BITS[5:4]
MCLK
ADC
OUTPUT
PORT
OLRCLK
OBCLK
OSDATA
REG 0x76
BITS[7:5]
DIR PLL (512 ×
fS)
DIR PLL (256 ×
fS)
PLLINT1
PLLINT2
MCLKI
XIN
ICLK1
ICLK2
PLL CLOCK
REG 0x04
BITS[4:3]
MCLK
DAC
INPUT
PORT
ILRCLK
IBCLK
ISDATA
REG 0x77
BITS[4:3]
REG 0x00
BITS[3:2]
REG 0x00
BITS[1:0]
REG 0x00
BITS[4:5]
REG 0x76
BITS[1:0]
MCLKI
XIN
PLLINT1
PLLINT2
ICLK1
ICLK2
DIR PLL (512 ×
fS)
DIR PLL (256 ×
fS)
REG 0x00
BITS[7:6]
MCLKI
XIN
PLLINT1
PLLINT2
DIVIDER
SRC
MCLK
Figure 50. SPORT Clocking Scheme
Care should be taken to ensure that the clock rate is appropriate
for whatever block is connected to the serial port. For example,
if the ADC is running from the MCLKI input at 256 × fS, then
the master clock for the SPORT should also run from the
MCLKI input to ensure that the ADC and serial port are
synchronized.
The SPORTs can be set to transmit or receive data in I2S, left-
justified or right-justified formats with different word lengths
by programming the appropriate bits in the playback register,
auxiliary input port register, record register, and auxiliary
output port-control register. Figure 51 is a timing diagram of
the serial data port formats.
Clocking Scheme
The ADAV801 provides a flexible choice of on-chip and off-
chip clocking sources. The on-chip oscillator with dual PLLs is
intended to offer complete system clocking requirements for
use with available MPEG encoders, decoders, or a combination
of codecs. The oscillator function is designed for generation of a
27 MHz video clock from a 27 MHz crystal connected between
the XIN and XOUT pins. Capacitors must also be connected
between these pins and DGND, as shown in Figure 35. The
capacitor values should be specified by the crystal manufacturer.
A square wave version of the crystal clock is output on the
MCLKO pin. If the system has a 27 MHz clock available, this
clock can be connected directly to the XIN pin.
04
57
7-
03
0
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LSB
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
MSB
RIGHT-JUSTIFIED MODE — SELECT NUMBER OF BITS PER CHANNEL
I2S MODE — 16 BITS TO 24 BITS PER CHANNEL
LEFT-JUSTIFIED MODE — 16 BITS TO 24 BITS PER CHANNEL
Figure 51. Serial Data Modes
相关PDF资料
PDF描述
H1WXH-2636M IDC CABLE - HPL26H/AE26M/X
VE-211-EX CONVERTER MOD DC/DC 12V 75W
EVAL-ADE5169EBZ-2 BOARD EVALUATION FOR AD5169
VE-J1M-EX CONVERTER MINIMOD DC/DC 10V 75W
VE-21M-EX CONVERTER MOD DC/DC 10V 75W
相关代理商/技术参数
参数描述
EVAL-ADAV803EBZ 功能描述:BOARD EVALUATION FOR ADAV803 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口,收发器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
EVAL-ADCMP551BRQ 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk
EVAL-ADCMP551BRQZ 功能描述:BOARD EVALUATION ADCMP551BRQZ RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-ADCMP552BRQ 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Supply, High Speed PECL/LVPECL Comparators
EVAL-ADCMP552BRQZ 功能描述:BOARD EVALUATION ADCMP552BRQZ RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081