参数资料
型号: EVAL-ADUC834QSZ
厂商: Analog Devices Inc
文件页数: 33/80页
文件大小: 0K
描述: KIT DEV QUICK START ADUC834
标准包装: 1
系列: QuickStart™ 套件
类型: MCU
适用于相关产品: ADuC834
所含物品: 评估板,线缆,电源,软件和文档
REV. A
ADuC834
–39–
Table XVII. PLLCON SFR Bit Designations
Bit
Name
Description
7
OSC_PD
Oscillator Power-Down Bit.
Set by user to halt the 32 kHz oscillator in power-down mode.
Cleared by user to enable the 32 kHz oscillator in power-down mode.
This feature allows the TIC to continue counting even in power-down mode.
6
LOCK
PLL Lock Bit. This is a read-only bit.
Set automatically at power-on to indicate the PLL loop is correctly tracking the crystal clock. After
power down, this bit can be polled to wait for the PLL to lock.
Cleared automatically at power-on to indicate the PLL is not correctly tracking the crystal clock.
This may be due to the absence of a crystal clock or an external crystal at power-on. In this mode,
the PLL output can be 12.58 MHz
± 20%. After the ADuC834 wakes up from power-down,
user code may poll this bit, to wait for the PLL to lock. If LOCK = 0, then the PLL is not locked.
5
–––
Reserved for Future Use; Should Be Written with ‘0’
4
LTEA
Reading this bit returns the state of the external
EA pin latched at reset or power-on.
3
FINT
Fast Interrupt Response Bit.
Set by user enabling the response to any interrupt to be executed at the fastest core clock frequency,
regardless of the configuration of the CD2–0 bits (see below). After user code has returned from an
interrupt, the core resumes code execution at the core clock selected by the CD2–0 bits.
Cleared by user to disable the fast interrupt response feature.
2
CD2
CPU (Core Clock) Divider Bits.
1
CD1
This number determines the frequency at which the microcontroller core will operate.
0
CD0
CD2
CD1
CD0
Core Clock Frequency (MHz)
000
12.582912
001
6.291456
010
3.145728
011
1.572864 (Default Core Clock Frequency)
100
0.786432
101
0.393216
110
0.196608
111
0.098304
ON-CHIP PLL
The ADuC834 is intended for use with a 32.768 kHz watch
crystal. A PLL locks onto a multiple (384) of this to provide a
stable 12.582912 MHz clock for the system. The core can oper-
ate at this frequency, or at binary submultiples of it, to allow
power saving in cases where maximum core performance is not
PLLCON
PLL Control Register
SFR Address
D7H
Power-On Default Value
03H
Bit Addressable
No
required. The default core clock is the PLL clock divided by 8
or 1.572864 MHz. The ADC clocks are also derived from the
PLL clock, with the modulator rate being the same as the crys-
tal oscillator frequency. The above choice of frequencies ensures
that the modulators and the core will be synchronous, regardless
of the core clock rate. The PLL control register is PLLCON.
相关PDF资料
PDF描述
EVAL-ADUC847QSZ KIT DEV QUICK START FOR ADUC847
GBM24DTKT CONN EDGECARD 48POS DIP .156 SLD
EVAL-ADUC7026QSZ KIT DEV FOR ADUC7026/7027
GEM36DSXS CONN EDGECARD 72POS DIP .156 SLD
GBM18DSAI CONN EDGECARD 36POS R/A .156 SLD
相关代理商/技术参数
参数描述
EVAL-ADUC836QS 制造商:Analog Devices 功能描述:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC836 DEV SYSTEM
EVAL-ADUC841QS 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC841QSP2 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC841QSPZ 功能描述:KIT DEV QUICK START ADUC841 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ PLUS 套件 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVAL-ADUC841QSPZ 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C