- 您现在的位置：买卖IC网 > PDF目录17112 > EVAL-ADUC834QSZ (Analog Devices Inc)KIT DEV QUICK START ADUC834 PDF资料下载
参数资料
| 型号： | EVAL-ADUC834QSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 59/80页 |
| 文件大小： | 0K |
| 描述： | KIT DEV QUICK START ADUC834 |
| 标准包装： | 1 |
| 系列： | QuickStart™ 套件 |
| 类型： | MCU |
| 适用于相关产品： | ADuC834 |
| 所含物品： | 评估板，线缆，电源，软件和文档 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
REV. A
–62–
ADuC834
Interrupt Priority
The Interrupt Enable registers are written by the user to enable
individual interrupt sources, while the Interrupt Priority registers
allow the user to select one of two priority levels for each inter-
rupt. An interrupt of a high priority may interrupt the service
routine of a low priority interrupt, and if two interrupts of different
priority occur at the same time, the higher level interrupt will be
serviced first. An interrupt cannot be interrupted by another
interrupt of the same priority level. If two interrupts of the same
priority level occur simultaneously, a polling sequence is used to
determine which interrupt is serviced first. The polling sequence
is shown in Table XXXVIII.
Table XXXVIII. Priority within an Interrupt Level
Source
Priority
Description
PSMI
1 (Highest)
Power Supply Monitor Interrupt
WDS
2
Watchdog Interrupt
IE0
3
External Interrupt 0
RDY0/RDY1
4
ADC Interrupt
TF0
5
Timer/Counter 0 Interrupt
IE1
6
External Interrupt 1
TF1
7
Timer/Counter 1 Interrupt
ISPI/I2CI
8
SPI Interrupt
RI + TI
9
Serial Interrupt
TF2 + EXF2
10
Timer/Counter 2 Interrupt
TII
11 (Lowest)
Time Interval Counter Interrupt
Interrupt Vectors
When an interrupt occurs, the program counter is pushed onto
the stack and the corresponding interrupt vector address is
loaded into the program counter. The interrupt vector addresses
are shown in Table XXXIX.
Table XXXIX. Interrupt Vector Addresses
Source
Vector Address
IE0
0003H
TF0
000BH
IE1
0013H
TF1
001BH
RI + TI
0023H
TF2 + EXF2
002BH
RDY0/RDY1 (ADC)
0033H
ISPI/I2CI
003BH
PSMI
0043H
TII
0053H
WDS (WDIR = 1)
*
005BH
*The watchdog can be configured to generate an interrupt instead of a reset
when it times out. This is used for logging errors or to examine the internal
status of the microcontroller core to understand, from a software debug point
of view, why a watchdog timeout occurred. The watchdog interrupt is slightly
different from the normal interrupts in that its priority level is always set to 1
and it is not possible to disable the interrupt via the global disable bit (
EA) in
the IE SFR. This is done to ensure that the interrupt will always be responded
to if a watchdog timeout occurs. The watchdog will only produce an interrupt
if the watchdog timeout is greater than zero.
相关PDF资料 |
PDF描述 |
|---|---|
| EVAL-ADUC847QSZ | KIT DEV QUICK START FOR ADUC847 |
| GBM24DTKT | CONN EDGECARD 48POS DIP .156 SLD |
| EVAL-ADUC7026QSZ | KIT DEV FOR ADUC7026/7027 |
| GEM36DSXS | CONN EDGECARD 72POS DIP .156 SLD |
| GBM18DSAI | CONN EDGECARD 36POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADUC836QS | 制造商:Analog Devices 功能描述:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC836 DEV SYSTEM |
| EVAL-ADUC841QS | 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC841QSP2 | 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC841QSPZ | 功能描述:KIT DEV QUICK START ADUC841 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| EVAL-ADUC841QSPZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
发布紧急采购，3分钟左右您将得到回复。