参数资料
型号: HY5PS1G421LM-E3
厂商: HYNIX SEMICONDUCTOR INC
元件分类: DRAM
英文描述: 1Gb DDR2 SDRAM(DDP)
中文描述: 256M X 4 DDR DRAM, 0.6 ns, PBGA63
封装: FBGA-63
文件页数: 46/79页
文件大小: 1109K
代理商: HY5PS1G421LM-E3
Rev. 0.2 / Oct. 2005
46
1
HY5PS12421(L)M
HY5PS12821(L)M
Burst Write with Auto-Precharge
If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is engaged. The
DDR2 SDRAM automatically begins precharge operation after the completion of the burst write plus write
recovery time (tWR). The bank undergoing auto-precharge from the completion of the write burst may be
reactivated if the following two conditions are satisfied.
(1) The data-in to bank activate delay time (WR + tRP) has been satisfied.
(2) The RAS cycle time (tRC) from the previous bank activation has been satisfied.
Burst Write with Auto-Precharge (tRC Limit): WL = 2, tWR =2, BL = 4, tRP=3
Burst Write with Auto-Precharge (tWR + tRP): WL = 4, tWR =2, BL = 4, tRP=3
CMD
NOP
NOP
NOP
NOP
NOP
Bank A
Active
DQs
NOP
CK/CK
T0
T2
T1
T3
T4
T5
T6
T7
Tm
DIN A
0
DIN A
1
DIN A
2
DIN A
3
WRA BankA
Post CAS
WL =RL - 1 = 2
DQS/DQS
A10 = 1
Auto Precharge Begins
NOP
> =
WR
Completion of the Burst Write
> = t
RP
> = t
RC
CMD
NOP
NOP
NOP
NOP
NOP
Bank A
Active
DQs
NOP
CK/CK
T0
T4
T3
T5
T6
T7
T8
T9
T12
DIN A
0
DIN A
1
DIN A
2
DIN A
3
WRA Bank A
Post CAS
WL =RL - 1 = 4
DQS/DQS
A10 = 1
Auto Precharge Begins
NOP
> =
WR
Completion of the Burst Write
> = t
RP
> = t
RC
相关PDF资料
PDF描述
HY5PS1G421M 1Gb DDR2 SDRAM(DDP)
HY5PS1G421M-C4 1Gb DDR2 SDRAM(DDP)
HY5PS1G421M-E3 1Gb DDR2 SDRAM(DDP)
HY5PS1G821LM 1Gb DDR2 SDRAM(DDP)
HY5PS1G821LM-C4 1Gb DDR2 SDRAM(DDP)
相关代理商/技术参数
参数描述
HY5PS1G421M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G421M-C4 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G421M-E3 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G431AFP 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G431AFP-E3 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM