参数资料
型号: HY5PS1G831CLFP-Y5
厂商: HYNIX SEMICONDUCTOR INC
元件分类: DRAM
英文描述: 1Gb DDR2 SDRAM
中文描述: 128M X 8 DDR DRAM, 0.45 ns, PBGA60
封装: ROHS COMPLIANT, FBGA-60
文件页数: 18/37页
文件大小: 539K
代理商: HY5PS1G831CLFP-Y5
Rev. 0.2 / Dec 2006
18
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
Note :
1. VDDQ = 1.8 +/- 0.1V ; VDD = 1.8 +/- 0.1V (exclusively VDDQ = 1.9 +/- 0.1V ; VDD = 1.9 +/- 0.1V for C3 speed
grade)
2. IDD specifications are tested after the device is properly initialized
3. Input slew rate is specified by AC Parametric Test Condition
4. IDD parameters are specified with ODT disabled.
5. Data bus consists of DQ, DM, DQS, DQS, RDQS, RDQS, LDQS, LDQS, UDQS, and UDQS. IDD values must be met
with all combinations of EMRS bits 10 and 11.
6.
Definitions for IDD
LOW is defined as Vin £ VILAC(max)
HIGH is defined as Vin VIHAC(min)
STABLE is defined as inputs stable at a HIGH or LOW level
FLOATING is defined as inputs at VREF = VDDQ/2
SWITCHING is defined as: inputs changing between HIGH and LOW every other clock cycle (once per two clocks)
for address and control signals, and inputs changing between HIGH and LOW every other data transfer (once per
clock) for DQ signals not including masks or strobes.
相关PDF资料
PDF描述
HY5PS1G821LM-E3 1Gb DDR2 SDRAM(DDP)
HY5PS1G821M 1Gb DDR2 SDRAM(DDP)
HY5PS1G821M-C4 1Gb DDR2 SDRAM(DDP)
HY5PS1G821M-E3 1Gb DDR2 SDRAM(DDP)
HY5PS1G421LM 1Gb DDR2 SDRAM(DDP)
相关代理商/技术参数
参数描述
HY5PS1G831F 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831F-C4 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831F-C5 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831F-E3 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831F-E4 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM