- 您现在的位置：买卖IC网 > PDF目录175503 > HYMD264646A8J-D43 (HYNIX SEMICONDUCTOR INC) 64M X 64 DDR DRAM MODULE, 0.7 ns, DMA184 PDF资料下载
参数资料
| 型号： | HYMD264646A8J-D43 |
| 厂商： | HYNIX SEMICONDUCTOR INC |
| 元件分类： | DRAM |
| 英文描述： | 64M X 64 DDR DRAM MODULE, 0.7 ns, DMA184 |
| 封装： | 5.250 X 1.250 X 0.150 INCH, DIMM-184 |
| 文件页数： | 6/18页 |
| 文件大小： | 227K |
| 代理商： | HYMD264646A8J-D43 |
HYMD264646A8J
Rev. 0.3 / June. 2003
14
SIMPLIFIED COMMAND TRUTH TABLE
Note :
1. DM states are Don’t Care. Refer to below Write Mask Truth Table.
2. OP Code(Operand Code) consists of A0~A12 and BA0~BA1 used for Mode Registering duing Extended MRS or MRS.
Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP
period from Prechagre command.
3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented
to activated bank until CK(n+BL/2+tRP).
4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented
to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time
(tWR) is needed to guarantee that the last data has been completely written.
5. If A10/AP is High when Row Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be
precharged.
Command
CKEn-1
CKEn
/CS
/RAS
/CAS
/WE
ADDR
A10/
AP
BA
Note
Extended Mode Register Set
H
X
L
OP code
1,2
Mode Register Set
H
X
L
OP code
1,2
Device Deselect
HX
H
XXX
X1
No Operation
L
H
Bank Active
H
X
L
H
RA
V
1
Read
H
X
LH
CA
L
V
1
Read with Autoprecharge
H1,3
Write
HX
L
H
L
CA
L
V
1
Write with Autoprecharge
H1,4
Precharge All Banks
HX
L
H
L
X
HX
1,5
Precharge selected Bank
LV
1
Read Burst Stop
H
X
L
H
L
X
1
Auto Refresh
H
L
H
X
1
Self Refresh
Entry
H
L
H
X
1
Exit
L
H
XXX
1
LH
H
Precharge
Power Down
Mode
Entry
H
L
H
XXX
X
1
LH
H
1
Exit
L
H
XXX
1
LH
H
1
Active Power
Down Mode
Entry
H
L
H
XXX
X
1
L
VVV
1
Exit
L
H
X
1
( H=Logic High Level, L=Logic Low Level, X=Don’t Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation )
相关PDF资料 |
PDF描述 |
|---|---|
| HYS72V64220GU-7.5-C | 64M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| HZ11C1LRH | 0.4 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ33-2LTA | 0.4 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ36-1LTD | 0.4 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ36-3LTD | 0.4 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HYMD264646A8J-J | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:Unbuffered DDR SDRAM DIMM |
| HYMD264646A8-K | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:Unbuffered DDR SDRAM DIMM |
| HYMD264646A8-L | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:Unbuffered DDR SDRAM DIMM |
| HYMD264646A8-M | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:Unbuffered DDR SDRAM DIMM |
| HYMD264646AL8 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:64Mx64|2.5V|M/K/H/L|x16|DDR SDRAM - Unbuffered DIMM 512MB |
发布紧急采购，3分钟左右您将得到回复。