- 您现在的位置：买卖IC网 > PDF目录67682 > IBM25PPC405GPR3BB400Z 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456 PDF资料下载
参数资料
| 型号： | IBM25PPC405GPR3BB400Z |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456 |
| 封装： | 35 X 35 MM, ENHANCED, PLASTIC, BGA-456 |
| 文件页数： | 52/58页 |
| 文件大小： | 1264K |
| 代理商： | IBM25PPC405GPR3BB400Z |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页
Preliminary
PowerPC 405GPr Embedded Processor Data Sheet
Page 56 of 58
3/14/03
Revision Log
ROM Location
U2
HoldAck
PPC405GPr Peripheral Attach
0
PPC405GPr PCI Attach
1
PCI Asynchronous Mode
Enable
Y3
ExtAck
Synchronous PCI Mode
0
Asynchronous Mode
1
External Bus Synchronous
Mode Enable 3
A22
GPIO3[TS1O]
Asynchronous Mode
0
Synchronous Mode
1
PCI Arbiter Enable 3
AF18
GPIO4[TS2O]
Internal Arbiter Disabled
0
Internal Arbiter Enabled
1
New Mode Enable
In Legacy mode the
PPC405GPr functions like the
PPC405GP.
If not strapped, the
PPC405GPr defaults to
Legacy mode.
D20
GPIO24
Legacy (PPC405GP) mode
0
New (PPC405GPr) mode4
1
Flip Circuit Disable
(must be strapped low (0)
during initilization).
AB3
GPIO9[TrcClk]
Normal operation0
Note:
1. The tune bits adjust parameters that control PLL jitter. The recommended values minimize jitter for the PLL implemented in the
PPC405GPr. These bits are shown for information only; and do not require modification except in special clocking circumstances
such as spread spectrum clocking. For details on the use of Spread Spectrum Clock Generators (SSCGs) with the PPC405GPr,
visit the technical documents area of the IBM PowerPC web site.
2. Not all combinations of dividers produce valid operating configurations. Frequencies must be within the limits specified in
“Clocking Specifications” on page 43. Further requirements are detailed in the Clocking chapter of the
PowerPC 405GPr
Embedded Processor User’s Manual.
3. Additional consideration must be given to pins that normally function as Trace signals. Improved design margin can be gained by
using three-state buffers instead of strapping resistors, and minimizing trace lengths and stubs.
4. The pull-up initialization strapping resistor must be 1 k
rather than 3k in order to overcome the internal pull-down resistor.
Date
Contents of Modification
03/13/2003
400 MHz part numbers and new power/current numbers
PPC405GPr New Mode Strapping Pin Assignments (Part 3 of 3)
Function
Option
Ball Strapping
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25PPC405GPR3DB266 | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC603E-BX-133X | 32-BIT, 133 MHz, RISC PROCESSOR, CBGA255 |
| IBM25PPC603EV-FX-233X | 32-BIT, 233 MHz, RISC PROCESSOR, CQFP240 |
| IBM25PPC603EV-FX-225X | 32-BIT, 225 MHz, RISC PROCESSOR, CQFP240 |
| IBM25PPC603EV-BX-233X | 32-BIT, 233 MHz, RISC PROCESSOR, CBGA255 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25PPC405-GPR-3JB266Z | 制造商:IBM 功能描述: |
| IBM25PPC405GPR-3KB266C | 制造商:IBM 功能描述: |
| IBM25PPC440GX3CB667C | 制造商:IBM 功能描述: |
| IBM25PPC603E-BX-080-X | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25PPC603E-BX-100-X | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
发布紧急采购，3分钟左右您将得到回复。