- 您现在的位置：买卖IC网 > PDF目录261240 > IBM25PPC750FX-GB0132T 32-BIT, 600 MHz, RISC PROCESSOR, CBGA292 PDF资料下载
参数资料
| 型号： | IBM25PPC750FX-GB0132T |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 600 MHz, RISC PROCESSOR, CBGA292 |
| 封装： | 21 X 21 MM, 1 MM PITCH, CERAMIC, BGA-292 |
| 文件页数： | 9/62页 |
| 文件大小： | 452K |
| 代理商： | IBM25PPC750FX-GB0132T |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
DD 2.X
Preliminary
PowerPC 750FX RISC Microprocessor
Body_750FX_DS_DD2.X.fm.2.0
June 9, 2003
3. Electrical and Thermal Characteristics
Page 15 of 63
3.4 60x Bus Input AC Specications
Figure 3-3 provides the input timing diagram for the 750FX.
Table 3-7. 60x Bus Input Timing Specications
See Table 3-2 on page 10 for operating conditions.1,5
Num
Characteristic
1.8V Mode
2.5V Mode
3.3V Mode
Unit
Notes
Min.
Max.
Min.
Max.
Min.
Max.
10a
All inputs valid to SYSCLK (input setup)
1.0
—
1.5
1.8
—
ns
—
10b
INT_, SMI_, MCP, TBEN, DRTRY, and TLBISYNC
(input setup)
1.5
1.8
10c
Mode select input setup to HRESET
(TLBISYNC, DRTRY)
8—8—8—
tSYSCLK 2, 3, 4, 5
11a
SYSCLK to inputs invalid (input hold)
0.65
—
0.65
—
0.55
—
ns
6
11b
INT_, SMI_, MCP, TBEN, DRTRY, and TLBISYNC
(input hold)
1.5
2.5
ns
11c
HRESET to mode select input hold
(TLBISYNC, DRTRY)
0
—
0
—
0
—
ns
2, 4, 5
VM
Measurement Reference Voltage for Inputs
OVDD/2
—
Notes:
1. Input specifications are measured from the VM of the signal in question to VM of the rising edge of the input SYSCLK. Input and
output timings are measured at the pin (see Figure 3-3).
2. The setup and hold time is with respect to the rising edge of HRESET (see Figure 3-4 on page 16).
3. tSYSCLK, is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by
the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
4. This specication is for conguration mode select only. Also note that the HRESET must be held asserted for a minimum of 255
bus clocks after the PLL relock time during the power-on reset sequence.
5. All values are guaranteed by design, and are not tested.
Figure 3-3. Input Timing Diagram
VMsysclk(0.65V)
SYSCLK
ALL INPUTS
VM = Midpoint Voltage (OVDD/2)
10b
10a
11a
VM
11b
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25PPC750FX-GB0523T | 32-BIT, 700 MHz, RISC PROCESSOR, CBGA292 |
| IDT79RV4650-180DP8 | 64-BIT, 180 MHz, RISC PROCESSOR, PQFP208 |
| ICS952624YFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| IBM25PPC750FX-DB2513T | 32-BIT, 800 MHz, RISC PROCESSOR, CBGA292 |
| ICS87950AY-T | 180 MHz, OTHER CLOCK GENERATOR, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25PPC750FX-GB0132V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FX-GB0133V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FX-GB0532V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FX-GB0533V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FX-GB1032V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
发布紧急采购，3分钟左右您将得到回复。