- 您现在的位置：买卖IC网 > PDF目录2070 > ICS1562BM-201T (IDT, Integrated Device Technology Inc)IC VIDEO CLK SYNTHESIZER 16-SOIC PDF资料下载
参数资料
| 型号： | ICS1562BM-201T |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 2/20页 |
| 文件大小： | 0K |
| 描述： | IC VIDEO CLK SYNTHESIZER 16-SOIC |
| 产品变化通告： | Product Discontinuation 13/May/2009 |
| 标准包装： | 2,500 |
| 类型： | 时钟/频率合成器，时钟发生器，扇出配送 |
| PLL： | 是 |
| 输入： | CMOS，TTL，晶体 |
| 输出： | CMOS，PECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:3 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 260MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
| 其它名称： | 1562BM-201T |
REG#
BIT(S)
BIT REF.
DESCRIPTION
11
0-1
S[0]..S[1]
PLL post-scaler/test mode select bits
S[1] S[0]
DESCRIPTION
0
Post-scaler=1. F(CLK)=F(PLL). The output of the N1 divider
drives the LOAD output which, in turn, drives the N2 divider.
0
1
Post-scaler=2. F(CLK)=F(PLL)/2. The output of the N1 divider
drives the LOAD output which, in turn, drives the N2 divider.
1
0
Post-scaler=4. F(CLK)=F(PLL)/4. The output of the N1 divider
drives the LOAD output which, in turn, drives the N2 divider.
1
AUXEN CLOCK MODE. The AUXCLK bit drives the differential
outputs CLK+ and CLK- and the AUXN1 bit drives the LOAD
output which, in turn, drives the N2 divider.
11
2
AUX_CLK
When in the AUXEN clock mode, this bit controls the differential
outputs.
11
3
AUX_N1
When in the AUXEN clock mode, this bit controls the LOAD output
(and consequently the N2 output according to its programming).
When not in the AUXEN clock mode, this bit, if set to one, will over-
ride the N1 divider modulus and output the VCO frequency divided
by two [F(PLL)/2] at the LOAD output.
12
0
RESERVED
Must be set to zero.
12
1
JAMPLL
Tristates phase detector outputs; resets phase detector logic, and
resets R, A, M, and N2 counters.
12
2
DACRST
Set to zero for normal operation. When set to one, the CLK+output
is kept high and the CLK- output is kept low. (All other device func-
tions are unaffected.) When returned to zero, the CLK+ and CLK-
outputs will resume toggling on a rising edge of the LD output
(+/- 1 CLK period). To initiate a RAMDAC reset sequence,
simply write a one to this register bit followed by a zero.
12
3
SELXTAL
When set to logic 1, passes the reference frequency to the post-scaler.
15
0
ALTLOOP
Controls substitution of N1 and N2 dividers into feedback loop of PLL.
When this bit is a logic 1, the N1 and N2 dividers are used.
15
3
PDRSTEN
Phase-detector reset enable control bit. When this bit is set, the AD3
pin becomes a transparent reset input to the phase detector.
See "Internal Feedback Operation" section for more
details on the operation of this function.
ICS1562B
10
相关PDF资料 |
PDF描述 |
|---|---|
| ICS1574BMT | IC CLOCK GEN PROGR LASER 16-SOIC |
| ICS180M-01LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-02LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-03LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-51LF | IC CLOCK GEN LOW EMI 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1562BM-XXX | 制造商:ICS 制造商全称:ICS 功能描述:User Programmable Differential Output Graphics Clock Generator |
| ICS1567 | 制造商:ICS 制造商全称:ICS 功能描述:Differential Output Video Dot Clock Generator |
| ICS1567-742 | 制造商:ICS 制造商全称:ICS 功能描述:Differential Output Video Dot Clock Generator |
| ICS1567M-742 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Video/Graphics Clock Generator |
| ICS1572 | 制造商:ICS 制造商全称:ICS 功能描述:User Programmable Differential Output Graphics Clock Generator |
发布紧急采购，3分钟左右您将得到回复。