- 您现在的位置：买卖IC网 > PDF目录67705 > ICS9148YF-12 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9148YF-12 |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, SSOP-48 |
| 文件页数： | 13/18页 |
| 文件大小： | 476K |
| 代理商： | ICS9148YF-12 |
4
ICS9148-12
Technical Pin Function Descriptions
VDD(1,2,3,4)
This is the power supply to the internal core logic of the
device as well as the clock output buffers for REF(0:1),
PCICLK, 48/24MHzA/B and SDRAM(0:7).
This pin operates at 3.3V volts. Clocks from the listed
buffers that it supplies will have a voltage swing from
Ground to this level. For the actual guaranteed high and
low voltage levels for the Clocks, please consult the
DC parameter table in this data sheet.
VDDL1,2
This is the power supplies for the CPUCLK and IOAPCI
output buffers. The voltage level for these outputs may
be 2.5 or 3.3volts. Clocks from the buffers that each
supplies will have a voltage swing from Ground to this
level. For the actual Guaranteed high and low voltage
levels of these Clocks, please consult the DC parameter
table in this Data Sheet.
GND
This is the power supply ground (common or negative)
return pin for the internal core logic and all the output
buffers.
X1
This input pin serves one of two functions. When the
device is used with a Crystal, X1 acts as the input pin
for the reference signal that comes from the discrete
crystal. When the device is driven by an external clock
signal, X1 is the device input pin for that reference
clock. This pin also implements an internal Crystal
loading capacitor that is connected to ground. See the
data tables for the value of this capacitor.
X2
This Output pin is used only when the device uses a
Crystal as the reference frequency source.
In this
mode of operation, X2 is an output signal that drives (or
excites) the discrete Crystal.
The X2 pin will also
implement an internal Crystal loading capacitor that is
connected to ground. See the Data Sheet for the value
of this capacitor.
CPUCLK (0:3)
These Output pins are the Clock Outputs that drive
processor and other CPU related circuitry that requires
clocks which are in tight skew tolerance with the CPU
clock. The voltage swing of these Clocks are controlled
by the Voltage level applied to the VDDL2 pin of the
device. See the Functionality Table for a list of the
specific frequencies that are available for these Clocks
and the selection codes to produce them.
SDRAM(0:7)
These Output Clocks are use to drive Dynamic RAM’s
and are low skew copies of the CPU Clocks. The
voltage swing of the SDRAM’s output is controlled by
the supply voltage that is applied to VDD3 of the device,
operates at 3.3 volts.
48/24MHzA, B
This is a fixed frequency Clock output that is typically
used to drive Super I/O devices. Outputs A and B are
defined as 24 or 48MHz by I
2C register (see table).
IOAPIC
This Output is a fixed frequency Output Clock that runs
at the Reference Input (typically 14.31818MHz) . Its
voltage level swing is controlled by VDDL1 and may
operate at 2.5 or 3.3volts.
REF(0:1)
The REF Outputs are fixed frequency Clocks that run
at the same frequency as the Input Reference Clock X1
or the Crystal (typically 14.31818MHz) attached across
X1 and X2.
PCICLK_F
This Output is equal to PCICLK(0:5) and is FREE
RUNNING, and will not be stopped by PCI_STP#.
PCICLK (0:5)
These Output Clocks generate all the PCI timing
requirements for a Pentium/Pro based system. They
conform to the current PCI specification. They run at 1/
2 CPU frequency.
SELECT 66.6/60MHz#
This Input pin controls the frequency of the Clocks at
the CPU, PCICLK and SDRAM output pins. If a logic “1”
value is present on this pin, the 66.6 MHz Clock will be
selected. If a logic “0” is used, the 60MHz frequency
will be selected.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9148YF-12LF | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148YF-37LF-T | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148YF-82LF | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS91718YGLF-T | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS91730YMLF-T | PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9148YF-17-T | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148YF-36 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148YF-46 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148YF-60 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148YF-82 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
发布紧急采购，3分钟左右您将得到回复。