- 您现在的位置：买卖IC网 > PDF目录65535 > ICS93V855YGIT PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | ICS93V855YGIT |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.173 INCH, MO-153, TSSOP-28 |
| 文件页数： | 1/9页 |
| 文件大小： | 119K |
| 代理商： | ICS93V855YGIT |
Integrated
Circuit
Systems, Inc.
ICS93V855I
Preliminary Product Preview
0783A—04/30/03
Block Diagram
DDR Phase Lock Loop Clock Driver
Recommended Application:
DDR Clock Driver
Product Description/Features:
Low skew, low jitter PLL clock driver
External feedback pins for input to output
synchronization
Spread Spectrum tolerant inputs
With bypass mode mux
Operating frequency 60 to 170 MHz
Operating Temperature –45°C to +85°C
Switching Characteristics:
CYCLE - CYCLE jitter:<75ps
OUTPUT - OUTPUT skew: <60ps
Output Rise and Fall Time: 650ps - 950ps
PLL
FB_INT
FB_INC
CLK_INC
CLK_INT
AVDD
Control
Logic
FB_OUTT
FB_OUTC
CLKT0
CLKT1
CLKT2
CLKT3
CLKT4
CLKC0
CLKC1
CLKC2
CLKC3
CLKC4
Functionality
S
T
U
P
N
IS
T
U
P
T
U
O
e
t
a
t
S
L
P
D
V
AT
N
I
_
K
L
CC
N
I
_
K
L
CT
K
L
CC
K
L
CT
T
U
O
_
B
FC
T
U
O
_
B
F
D
N
GL
H
L
H
L
H
f
O
/
d
e
s
a
p
y
B
D
N
GH
L
H
L
H
L
f
O
/
d
e
s
a
p
y
B
V
5
.
2
)
m
o
n
(
LH
L
H
L
H
n
O
V
5
.
2
)
m
o
n
(
HL
H
L
H
L
n
O
V
5
.
2
)
m
o
n
(
z
H
M
0
2
<z
H
M
0
2
<Z
-
i
HZ
-
i
HZ
-
i
HZ
-
i
Hf
f
O
GND
1
28 DDRC4
DDRC0
2
27 DDRT4
DDRT0
3
26 VDD2.5
VDD2.5
4
25 GND
CLK_INT
5
24 FB_OUTC
CLK_INC
6
23 FB_OUTT
AVDD2.5
7
22 VDD2.5
AGND
8
21 FB_INT
GND
9
20 FB_INC
DDRC1 10
19 GND
DDRT1 11
18 VDD2.5
VDD2.5 12
17 DDRT3
DDRT2 13
16 DDRC3
DDRC2 14
15 GND
IC
S93V855I
Pin Configuration
28-Pin 4.4mm TSSOP
PRODUCT PREVIEW documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to
change without notice.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS93V857YGT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93V857YL-25LFT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93V857YG-25LFT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS951601YFLF | 66.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS95V157YGLF-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS93V857 | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
| ICS93V857BG-025 | 制造商:ICS 功能描述: |
| ICS93V857BG-025LF | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93V857BG-025LFT | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93V857YG-025T | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
发布紧急采购，3分钟左右您将得到回复。