- 您现在的位置：买卖IC网 > PDF目录65535 > ICS93V855YGIT PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | ICS93V855YGIT |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.173 INCH, MO-153, TSSOP-28 |
| 文件页数： | 2/9页 |
| 文件大小： | 119K |
| 代理商： | ICS93V855YGIT |
2
ICS93V855I
Preliminary Product Preview
0783A—04/30/03
Pin Descriptions
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
1
GND
PWR
Ground pin.
2
DDRC0
OUT
"Complementary" Clock of differential pair output.
3
DDRT0
OUT
"True" Clock of differential pair output.
4
VDD2.5
PWR
Power supply, nominal 2.5V
5
CLK_INT
IN
True reference clock input.
6
CLK_INC
IN
Complimentary reference clock input.
7
AVDD2.5
PWR
2.5V Analog Power pin for Core PLL
8
AGND
PWR
Analog Ground pin for Core PLL
9
GND
PWR
Ground pin.
10
DDRC1
OUT
"Complementary" Clock of differential pair output.
11
DDRT1
OUT
"True" Clock of differential pair output.
12
VDD2.5
PWR
Power supply, nominal 2.5V
13
DDRT2
OUT
"True" Clock of differential pair output.
14
DDRC2
OUT
"Complementary" Clock of differential pair output.
15
GND
PWR
Ground pin.
16
DDRC3
OUT
"Complementary" Clock of differential pair output.
17
DDRT3
OUT
"True" Clock of differential pair output.
18
VDD2.5
PWR
Power supply, nominal 2.5V
19
GND
PWR
Ground pin.
20
FB_INC
IN
Complement' single-ended feedback input, provides feedback signal to
internal PLL for synchronization with CLK_INT to elimate phase error.
21
FB_INT
IN
True' single-ended feedback input, provides feedback signal to internal
PLL for synchronization with CLK_INT to elimate phase error.
22
VDD2.5
PWR
Power supply, nominal 2.5V
23
FB_OUTT
OUT
True' single-ended feedback output, dedicated external feedback. It
switches at the same frequency as other DDR outputs, This output
must be connect to FB_INT.
24
FB_OUTC
OUT
Complement' single-ended feedback output, dedicated external
feedback. It switches at the same frequency as other DDR outputs,
This output must be connect to FB_INC.
25
GND
PWR
Ground pin.
26
VDD2.5
PWR
Power supply, nominal 2.5V
27
DDRT4
OUT
"True" Clock of differential pair output.
28
DDRC4
OUT
"Complementary" Clock of differential pair output.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS93V857YGT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93V857YL-25LFT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93V857YG-25LFT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS951601YFLF | 66.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS95V157YGLF-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS93V857 | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
| ICS93V857BG-025 | 制造商:ICS 功能描述: |
| ICS93V857BG-025LF | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93V857BG-025LFT | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93V857YG-025T | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
发布紧急采购，3分钟左右您将得到回复。