- 您现在的位置：买卖IC网 > PDF目录65535 > ICS93V855YGIT PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | ICS93V855YGIT |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.173 INCH, MO-153, TSSOP-28 |
| 文件页数： | 5/9页 |
| 文件大小： | 119K |
| 代理商： | ICS93V855YGIT |
5
ICS93V855I
Preliminary Product Preview
0783A—04/30/03
Switching Characteristics
TA = -45°C to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
Max clock frequency
3
freqop
33
233
MHz
Application Frequency
Range
3
freqApp
60
170
MHz
Input clock duty cycle
dtin
40
60
%
Output clock slew rate
tsl(o)
12
v/ns
CLK stabilization
TSTAB
100
s
Low-to high level
propagation delay time
tPLH
1
CLK_IN to any output
5.5
ns
High-to low level propagation
delay time
tPHL
1
CLK_IN to any output
5.5
ns
Output enable time
ten
PD# to any output
5
ns
Output disable time
tdis
PD# to any output
5
ns
Period jitter
tjit (per)
-75
75
ps
Half-period jitter
tjit(hper)
-100
100
ps
Input clock slew rate
tsl(I)
12
v/ns
Cycle to Cycle Jitter
tcyc-tcyc
-75
75
ps
Phase error
4
t(phase error)
-50
50
ps
Output to Output Skew
tskew
40
60
ps
Rise Time, Fall Time
tr, tf
Load = 120
/16pF
650
800
950
ps
Over the application
frequency range
Notes:
1.
2.
3.
4. Does not include jitter.
Switching characteristics are guaranteed for application frequency range. The
PLL Locks over the Max Clock Frequency range, but the device doe not
necessarily meet other timing parameters.
Refers to transition on noninverting output in PLL bypass mode.
While the pulse skew is almost constant over frequency, the duty cycle error
increases at higher frequencies. This is due to the formula: duty cycle=twH/tc,
were the cycle (tc) decreases as the frequency goes up.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS93V857YGT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93V857YL-25LFT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93V857YG-25LFT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS951601YFLF | 66.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS95V157YGLF-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS93V857 | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
| ICS93V857BG-025 | 制造商:ICS 功能描述: |
| ICS93V857BG-025LF | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93V857BG-025LFT | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93V857YG-025T | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
发布紧急采购，3分钟左右您将得到回复。