- 您现在的位置：买卖IC网 > PDF目录65535 > ICS93V855YGIT PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | ICS93V855YGIT |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.173 INCH, MO-153, TSSOP-28 |
| 文件页数： | 3/9页 |
| 文件大小： | 119K |
| 代理商： | ICS93V855YGIT |
3
ICS93V855I
Preliminary Product Preview
0783A—04/30/03
Absolute Maximum Ratings
Supply Voltage: (VDD & AVDD) . . . . . . . . . . -0.5V to 3.6V
(VDDI) . . . . . . . . . . . . . . -0.5V to 4.6V
Logic Inputs: VI . . . . . . . . . . . . . . . . . . . . . . . VSS –0.5 V to VDD +0.5 V
Logic Outputs: VO . . . . . . . . . . . . . . . . . . . . . VSS –0.5 V to VDD +0.5 V
Input clamp current: IIK (VI < 0 or VI > VDD) +/- 50mA
Output clamp current: IOK (VO < 0 or VO > VDD)
+/- 50mA
Continuous output current: IO (VO = 0 to VDD) +/- 50mA
Storage Temperature . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under
Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above
those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = -45°C to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input High Current
IIH
VI = VDD or GND
5
A
Input Low Current
IIL
VI = VDD or GND
5
A
IDD2.5
CL = 0pf, RL = 120 ohms
250
mA
IDDPD
CL = 0pf, RL = 120 ohms
100
A
Output High Current
IOH
VDD = 2.3V, VOUT = 1V
-18
mA
Output Low Current
IOL
VDD = 2.3V, VOUT = 1.2V
26
mA
High Impedance
Output Current
IOZ
VDD=2.7V, Vout=VDD or GND
±10
A
Input Clamp Voltage
VIK
Iin = -18mA
-1.2
V
VDD = min to max,
IOH = -1 mA
VDD - 0.1
V
VDD = 2.3V,
IOH = -12 mA
1.7
V
VDD = min to max
IOL=1 mA
0.1
VDD = 2.3V
IOH=12 mA
0.6
V
Input Capacitance
1
CIN
VI = VDD or GND
3
pF
Output Capacitance
1
COUT
VI = VDD or GND
3
pF
1Guaranteed by design and characterization, not 100% tested in production.
Operating Supply
Current
High-level output
voltage
VOH
Low-level output voltage
VOL
相关PDF资料 |
PDF描述 |
|---|---|
| ICS93V857YGT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93V857YL-25LFT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93V857YG-25LFT | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS951601YFLF | 66.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS95V157YGLF-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS93V857 | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
| ICS93V857BG-025 | 制造商:ICS 功能描述: |
| ICS93V857BG-025LF | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93V857BG-025LFT | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93V857YG-025T | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz) |
发布紧急采购，3分钟左右您将得到回复。