- 您现在的位置：买卖IC网 > PDF目录67707 > ICS94252YFLF-T (INTEGRATED DEVICE TECHNOLOGY INC) 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS94252YFLF-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, LEAD FREE, MO-118, SSOP-48 |
| 文件页数： | 12/19页 |
| 文件大小： | 136K |
| 代理商： | ICS94252YFLF-T |
2
ICS94252
0456B—04/12/04
Pin Descriptions
Notes:
1:
Internal Pull-up Resistor of 120K to 3.3V on indicated inputs
2:
Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use
10Kohm resistor to program logic Hi to VDD or GND for logic low.
3:
Internal Pull-down resistor of 120K to GND on indicated inputs.
PIN NUMBER
PIN NAME
TYPE
DESCRIPTION
1,45
VDDL
PWR
Power supply pins, nominal 2.5V
2
IOAPIC
OUT
2.5V clock outputs
4
X1
IN
Crystal input,nominally 14.318MHz.
5
X2
OUT
Crystal output, nominally 14.318MHz.
3, 11, 16, 23,
29, 34, 41, 48
GND
PWR
Ground pins
6, 8, 17, 21, 28,
35, 40
VDD
PWR
Power supply pins, nominal 3.3V
FS0
2, 3
IN
Frequency select pin.
REF0
OUT
14.318 MHz reference clock.
FS1
2, 3
IN
Frequency select pin.
AGP0
OUT
AGP outputs defined as 2X PCI frequency. These may not be
stopped.
10
AGP1
OUT
AGP outputs defined as 2X PCI frequency. These may not be
stopped.
PCICLK_F
OUT
Free running PCICLK not stoped by PCI_STOP#
FS2
1, 3
IN
Frequency select pin.
PCICLK2
OUT
PCI clock output
RESET#
OUT
Real time system reset signal for frequency value or watchdog
timmer timeout. This signal is active low. Output is selectable via I
2C
Byte 5 bit7
19, 14, 13
PCICLK
(4, 1, 0)
OUT
PCI clock outputs.
PCICLK3
OUT
PCI clock output.
MODE
1, 3
IN
Function select pin, 1=Desktop Mode, 0=Mobile Mode.
PD#
1
IN
Asynchronous active low input pin used to power down the device
into a low power state. The internal clocks are disabled and the
VCO and the crystal are stopped. The latency of the power down will
not be greater than 3ms. This pin will be activiated when
PCICLK5
OUT
PCI clock output.
FS3
2, 3
IN
Frequency select pin.
48MHz
OUT
48MHz output clock
24
SCLK
IN
Clock input of I
2C input, 5V tolerant input
PD#
1
IN
Asynchronous active low input pin used to power down the device
into a low power state. The internal clocks are disabled and the
VCO and the crystal are stopped. The latency of the power down will
not be greater than 3ms. This pin will be activiated when
SDRAM12
OUT
SDRAM clock output.
CPU_STOP#
1
IN
This asynchronous input halts CPU, SDRAM, and AGP clocks at
logic "0" level when driven low, the stop selection can be
programmed through I
2C.
SDRAM11
OUT
SDRAM clock output.
PCI_STOP#
1
IN
Stops all PCICLKsbesides the PCICLK_F clocks at logic 0 level,
when input low
SDRAM10
OUT
SDRAM clock output.
30, 31, 32, 33,
36, 37, 38, 39,
42, 43
SDRAM ( 9:0 )
OUT
SDRAM clock outputs.
44
SDATA
IN
Data input for I
2C serial input, 5V tolerant input
46, 47
CPUCLK (1:0)
OUT
2.5V CPU clocks
9
7
27
26
12
25
22
18
20
15
相关PDF资料 |
PDF描述 |
|---|---|
| ICS950104YFT | 166 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS950201YFT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950201YFT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950201YF-T | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950201YGLF-T | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS948AI147L | 制造商:ICS 制造商全称:ICS 功能描述:LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER |
| ICS950104 | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Clock Chip for PIII Processor |
| ICS950104YFT | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Clock Chip for PIII Processor |
| ICS950201 | 制造商:ICS 制造商全称:ICS 功能描述:Programmable Timing Control Hub⑩ for P4⑩ |
| ICS950201AFLF | 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:TCH™ 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
发布紧急采购，3分钟左右您将得到回复。