参数资料
型号: IDT79RC32K438-233BBI
厂商: IDT, Integrated Device Technology Inc
文件页数: 13/59页
文件大小: 0K
描述: IC MPU 32BIT CORE 233MHZ 416-BGA
标准包装: 40
系列: Interprise™
处理器类型: MIPS32 32-位
速度: 233MHz
电压: 1.2V
安装类型: 表面贴装
封装/外壳: 416-BGA
供应商设备封装: 416-PBGA(27x27)
包装: 托盘
其它名称: 79RC32K438-233BBI
20 of 59
May 25, 2004
IDT 79RC32438
AC Timing Characteristics
Values given below are based on systems running at recommended operating temperatures and supply voltages, shown in Tables 15 and 16.
Figure 4 Cold Reset AC Timing Waveform
Signal
Symbol Reference
Edge
200MHz
233MHz
266MHz
300MHz
Unit Conditions
Timing
Diagram
Reference
Min
Max
Min
Max
Min
Max
Min
Max
Reset
COLDRSTN1
1. The COLDRSTN minimum pulse width is the oscillator stabilization time (OSC) plus 0.5 ms with Vcc stable.
Tpw_6a2
2. The values for this symbol were determined by calculation, not by testing.
none
OSC +
0.5
—OSC +
0.5
—OSC +
0.5
—OSC +
0.5
ms
Cold reset
See Figures 4
and 5.
Trise_6a none
5.0
5.0
5.0
5.0
ns
Cold reset
RSTN3 (input)
Tpw_6b2 none
2(CLK)
2(CLK)
2(CLK)
2(CLK)
—ns
Warm reset
RSTN3 (output)
3. RSTN is a bidirectional signal. It is treated as an asynchronous input.
Tdo_6c
COLDRSTN
falling
15.0
15.0
15.0
15.0
ns
Cold reset
MDATA[15:0]
(boot vector)
Thld_6d
COLDRSTN
rising
3.0
3.0
3.0
3.0
ns
Cold reset
Tdz_6d2 COLDRSTN
falling
30.0
30.0
30.0
30.0
ns
Cold reset
Tdz_6d2 RSTN falling
5(CLK)
5(CLK)
5(CLK)
5(CLK)
ns
Warm reset
Tzd_6d2 RSTN rising
2(CLK)
2(CLK)
2(CLK)
2(CLK)
ns
Warm reset
Table 6 Reset and System AC Timing Characteristics
BOOT VECT
CLK
COLDRSTN
RSTN
MDATA[15:0]
BDIRN
BOEN
Tpw_6a
>= 4096 CLK clock cycles
1
2
3
4
5
6
FFFF_FFFF
1.
COLDRSTN asserted by external logic. The RC32438 asserts RSTN, asserts BOEN low, drives BDIRN low, disables EXTCLK, and tri-states the data
bus and all output pins in response.
2.
External logic begins driving valid boot configuration vector on the data bus, and the RC32438 starts sampling it.
3.
External logic negates COLDRSTN and tri-states the boot configuration vector on MDATA[15:0]. The boot configuration vector must not be tri-stated
before COLDRSTN is negated. The RC32438 stops sampling the boot configuration vector.
4.
The RC32438 starts driving the data bus, MDATA[15:0], negates BOEN, drives BDIRN high, and starts driving EXTCLK.
5.
RSTN negated by the RC32438.
6.
CPU begins executing by taking MIPS reset exception, and the RC32438 starts sampling RSTN as a warm reset input.
<= 16 CLK
clock cycles
>= 4096 CLK clock cycles
EXTCLK
Tdz_6d
Thld_6d
Trise_6a
相关PDF资料
PDF描述
MC68EC000EI8 IC MPU 32BIT 85MHZ 68-PLCC
IDT7024L20PFI8 IC SRAM 64KBIT 20NS 100TQFP
MPC8309VMAFDCA IC PROCESSOR E300 489MAPBGA
MPC8306SCVMADDCA IC PROCESSOR E300 369MAPBGA
MPC8308ZQAFD MPU POWERQUICC II PRO 473MAPBGA
相关代理商/技术参数
参数描述
IDT79RC32K438-266BB 功能描述:IC MPU 32BIT CORE 266MHZ 416-BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE(27x27) 包装:托盘
IDT79RC32K438-266BBG 功能描述:IC MPU 32BIT CORE 266MHZ 416-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE(27x27) 包装:托盘
IDT79RC32K438-266BBGI 功能描述:IC MPU 32BIT CORE 266MHZ 416-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE(27x27) 包装:托盘
IDT79RC32K438-266BBI 功能描述:IC MPU 32BIT CORE 266MHZ 416-BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE(27x27) 包装:托盘
IDT79RC32K438-300BB 功能描述:IC MPU 32BIT CORE 300MHZ 416-BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:Interprise™ 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE(27x27) 包装:托盘