参数资料
型号: IPR-SDI
厂商: Altera
文件页数: 137/140页
文件大小: 0K
描述: IP VIDEO INTERFACE - SDI RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: 视频系统用串行数字接口
许可证: 续用许可证
Additional Information
This chapter provides additional information about the document and Altera.
Document Revision History
The following table shows the revision history for this user guide.
Date
Version
Changes
Updated Table 1–2 , Table 1–4 , Table 1–5 , and Table 1–7 for version 12.1 release.
Updated information on duplex setting in Table 3–10 .
Updated information on rx_video_format signal in Table 3–12 .
Added a note in Table 3–13 to include information about Arria V and Stratix V devices.
February 2013
12.1
Added Table 3–14 —transceiver PHY management clock and reset signals.
Updated information on rx_status signal in Table 3–18 .
Added data width information for SDI_RECONFIG_TOGXB and SDI_RECONFIG_FROMGXB
signals in Table 3–19 .
Updated the Starting channel number parameter description in Table 3–21 .
Added reset sequence information and timing diagram in Figure 3–25 .
Added information about Arria V and Stratix V devices.
Updated Table 1–2 , Table 1–5 , Table 1–6 , and Table 1–7 for version 11.1 release.
Updated “Parameterizing” section to include additional steps to turn on the Enable TX PLL
select for 1/1.000 and 1/1.001 data rate reconfiguration option.
Updated “Transmitter Clocks” , “Transceiver—Arria GX, Arria II GX, Arria V, Cyclone IV GX,
November 2011
11.1
Figure 3–3 , Figure 3–8 , to include information about the optional serial reference clock
feature.
Updated Table 3–21 with Enable TX PLL select for 1/1.000 and 1/1.001 data rate
reconfiguration parameter.
Updated Table 4–1 , Table 4–4 , and Table 4–14 to include information about asynchronous
and synchcronous modes.
Added information about accessing transceiver.
Updated Table 3–12 with new signals, refclk_rate and rx_video_format .
July 2011
11.0
Updated the high-level block diagram of design example for the SDI Audio IP Core to
include AES input and output modules.
Updated the SDI Audio IP Core register maps.
Added two new GUI parameters for SDI MegaCore function: Enable Spread Spectrum
December 2010
10.1
feature and Tolerance to consecutive missed EAV .
Added a chapter on the SDI Audio IP Cores: SDI Audio Embed, Audio Extract, Clocked
Audio Input, and Clocked Audio Output MegaCore functions.
February 2013
Altera Corporation
Serial Digital Interface (SDI) MegaCore Function
User Guide
相关PDF资料
PDF描述
35ZLJ330M8X20 CAP ALUM 330UF 35V 20% RADIAL
IPR-ASI IP VIDEO INTERFACE - ASI RENEW
HSC07DRAI CONN EDGECARD 14POS R/A .100 SLD
GEC49DRYN CONN EDGECARD 98POS DIP .100 SLD
IPR-SDRAM/DDR IP DDR SDRAM CONTROLLER RENEW
相关代理商/技术参数
参数描述
IPR-SDI-II 功能描述:开发软件 SDI II Video MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SDRAM/DDR 功能描述:开发软件 DDR SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SDRAM/DDR2 功能描述:开发软件 DDR2 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SDRAM/DDR3 功能描述:开发软件 DDR3 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SDRAM/HPDDR 功能描述:开发软件 DDR SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors