- 您现在的位置：买卖IC网 > PDF目录1809 > IR3529MTRPBF (International Rectifier)IC CTRL XPHASE CPU/ASIC 20-MLPQ PDF资料下载
参数资料
| 型号： | IR3529MTRPBF |
| 厂商： | International Rectifier |
| 文件页数： | 9/22页 |
| 文件大小： | 0K |
| 描述： | IC CTRL XPHASE CPU/ASIC 20-MLPQ |
| 标准包装： | 1 |
| 系列： | XPhase3™ |
| 应用： | 处理器 |
| 电流 - 电源： | 2mA |
| 电源电压： | 8 V ~ 16 V |
| 工作温度： | 0°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-MLPQ |
| 供应商设备封装： | 20-MLPQ（4x4） |
| 包装： | 标准包装 |
| 其它名称： | IR3529MTRPBFDKR |
IR3529
Frequency and Phase Timing Control
The oscillator is located in the Control IC and the system clock frequency is programmable from 250 kHz to 9 MHz by
an external resistor. The control IC system clock signal (CLKOUT) is connected to CLKIN of all the phase ICs. The
phase timing of the phase ICs is controlled by the daisy chain loop, where the control IC phase clock output (PHSOUT)
is connected to the phase clock input (PHSIN) of the first phase IC, and PHSOUT of the first phase IC is connected to
PHSIN of the second phase IC, etc. The last phase IC is connected back to PHSIN of the control IC to complete the
daisy chain loop. During power up, the control IC sends out clock signals from both CLKOUT and PHSOUT pins and
detects the feedback at PHSIN pin to determine the phase number and monitor any fault in the daisy chain loop. When
the PSI is asserted (active low), the phases are effectively removed from the daisy chain loop. Figure 2 shows the
phase timing for a four phase converter. The switching frequency is set by the resistor ROSC. The clock frequency
equals the number of phase times the switching frequency.
Control IC CLKOUT
(Phase IC CLKIN)
Control IC PHSOUT
(Phase IC1 PHSIN)
Phase IC1
PWM Latch SET
Phase IC 1 PHSOUT
(Phase IC2 PHSIN)
Phase IC 2 PHSOUT
(Phase IC3 PHSIN)
Phase IC 3 PHSOUT
(Phase IC4 PHSIN)
Phase IC4 PHSOUT
(Control IC PHSIN)
Figure 2: Four Phase Oscillator Waveforms
PWM Operation
The PWM comparator is located in the phase IC. Upon receiving the falling edge of a clock pulse, the PWM latch is set
and the PWM ramp voltage begins to increase. In addition, the low side driver is turned off and the high side driver is
turned on after the non-overlap time expires (GATEL < 1V). When the PWM ramp voltage exceeds the error amplifier’s
output voltage, the PWM latch is reset and the internal ramp capacitor is quickly discharged to the output of the share
adjust amplifier and remains discharged until the next clock pulse. This reset latch additionally turns off the high side
driver and enables the low side driver after the non-overlap time concludes (Switch Node < 1V).
The PWM latch is reset dominant allowing all phases to go to zero duty cycle within a few tens of nanoseconds in
response to a load step decrease. Phases can overlap and go up to 100% duty cycle in response to a load step
increase with turn-on gated by the clock pulses. An error amplifier output voltage greater than the common mode input
range of the PWM comparator, results in 100% duty cycle regardless of the voltage of the PWM ramp. This
arrangement guarantees that the error amplifier is always in control and can demand 0 to 100% duty cycle as required.
It also favors response to a load step decrease, which is appropriate, given that the low output to input voltage ratio of
most systems. The inductor current will increase much more rapidly than decrease in response to load transients.
This control method is designed to provide “single cycle transient response.” The inductor current will change in
response to load transients within a single switching cycle maximizing the effectiveness of the power train and
minimizing the output capacitor requirements. An additional advantage of the architecture is that differences in ground
or input voltage, at the phases, have no effect on operation since the PWM ramps are referenced to VDAC. Figure 3
depicts PWM operating waveforms under various conditions.
Page 9 of 22
February 12, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| IR3550MTRPBF | IC DRIVER GATE 60A PQFN |
| IR3553MTRPBF | IC DRIVER GATE 40A PQFN |
| IR3621FTR | IC REG CTRLR BUCK PWM VM 28TSSOP |
| IR3622AMPBF | IC REG CTRLR BUCK PWM VM 32MLPQ |
| IR3622MTRPBF | IC REG CTRLR BUCK PWM VM 32MLPQ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IR3531A | 制造商:IRF 制造商全称:International Rectifier 功能描述:41 Phase Dual Output Control IC Pre-bias compatible |
| IR3531A-MPBF | 制造商:IRF 制造商全称:International Rectifier 功能描述:41 Phase Dual Output Control IC Pre-bias compatible |
| IR3531AMTRPBF | 制造商:International Rectifier 功能描述:4+1 DUAL OUPUT CONTROLLER IC WITH I2C - Tape and Reel 制造商:International Rectifier 功能描述:IC OUTPUT CTRL 4+1 PHASE 48MLPQ 制造商:International Rectifier 功能描述:T&R / 4+1 Dual Ouput Controller IC with I2C |
| IR3531A-MTRPBF | 制造商:IRF 制造商全称:International Rectifier 功能描述:41 Phase Dual Output Control IC Pre-bias compatible |
| IR3531MTRPBF | 制造商:International Rectifier 功能描述:4+1 DUAL OUPUT CONTROLLER IC WITH I2C - Tape and Reel 制造商:International Rectifier 功能描述:IC OUTPUT CTRL 4+1 PHASE 48MLPQ 制造商:International Rectifier 功能描述:4 1 Dual Ouput Contr IC with I2C 制造商:International Rectifier 功能描述:T&R / 4+1 Dual Ouput Controller IC with I2C |
发布紧急采购，3分钟左右您将得到回复。