参数资料
型号: IS80C52CXXX-16:RD
厂商: ATMEL CORP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44
封装: PLASTIC, LCC-44
文件页数: 131/134页
文件大小: 3805K
96
8068U–AVR–06/2013
XMEGA A3
Not recommended for new designs -
Use XMEGA A3U series
Problem fix/Workaround
Do not set the BOD level higher than VCC even if the BOD is not used.
11. DAC is nonlinear and inaccurate when reference is above 2.4V or VCC - 0.6V
Using the DAC with a reference voltage above 2.4V or VCC - 0.6V will give inaccurate out-
put when converting codes that give below 0.75V output:
– ±10 LSB for continuous mode
– ±200 LSB for Sample and Hold mode
Problem fix/Workaround
None.
12. DAC has increased INL or noise for some operating conditions
Some DAC configurations or operating condition will result in increased output error.
– Continous mode: ±5 LSB
– Sample and hold mode: ±15 LSB
– Sample and hold mode for reference above 2.0v: up to ±100 LSB
Problem fix/Workaround
None.
13. DAC refresh may be blocked in S/H mode
If the DAC is running in Sample and Hold (S/H) mode and conversion for one channel is
done at maximum rate (i.e. the DAC is always busy doing conversion for this channel), this
will block refresh signals to the second channel.
Problem fix/Workaround
When using the DAC in S/H mode, ensure that none of the channels is running at maximum
conversion rate, or ensure that the conversion rate of both channels is high enough to not
require refresh.
14. Conversion lost on DAC channel B in event triggered mode
If during dual channel operation channel 1 is set in auto trigged conversion mode, channel 1
conversions are occasionally lost. This means that not all data-values written to the
Channel 1 data register are converted.
Problem fix/Workaround
Keep the DAC conversion interval in the range 000-001 (1 and 3 CLK), and limit the Periph-
eral clock frequency so the conversion internal never is shorter than 1.5 s.
15. EEPROM page buffer always written when NVM DATA0 is written
If the EEPROM is memory mapped, writing to NVM DATA0 will corrupt data in the EEPROM
page buffer.
Problem fix/Workaround
Before writing to NVM DATA0, for example when doing software CRC or flash page buffer
write, check if EEPROM page buffer active loading flag (EELOAD) is set. Do not write NVM
DATA0 when EELOAD is set.
相关PDF资料
PDF描述
IS80C52CXXX-16SHXXX:R 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44
IS80C52CXXX-25:D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44
IS80C52CXXX-30SHXXX:RD 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44
IS80C52CXXX-30SHXXX:R 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44
IS80C52CXXX-L16:R 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44
相关代理商/技术参数
参数描述
IS80C86 制造商:Rochester Electronics LLC 功能描述:- Bulk
IS80C86-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
IS80C86-2R2490 制造商:Rochester Electronics LLC 功能描述:- Bulk
IS80C88 制造商:Rochester Electronics LLC 功能描述:- Bulk
IS80C88-2 制造商:Rochester Electronics LLC 功能描述:- Bulk