- 您现在的位置：买卖IC网 > Datasheet目录450 > ISL5416EVAL1 (Intersil)EVALUATION PLATFORM FOR ISL5416 Datasheet资料下载
参数资料
| 型号： | ISL5416EVAL1 |
| 厂商： | Intersil |
| 文件页数： | 25/71页 |
| 文件大小： | 0K |
| 描述： | EVALUATION PLATFORM FOR ISL5416 |
| 标准包装： | 1 |
| 类型： | 降频器 |
| 适用于相关产品： | ISL5416 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页
ISL5416
To Write to the Internal Registers:
1. Load the indirect write holding registers at direct address
ADD(2:0) = 0 and 1 with the data for the internal register
(32 bits).
2. Write the Indirect Write Address of the internal register
being addressed to direct address ADD(2:0) = 2 (Note: A
write strobe to transfer the contents of the Indirect Write
Holding Register into the Target Register specified by the
Indirect Address will be generated internally).
JTAG
JTAG: The IEEE 1149.1 Joint Test Action Group boundary
scan standard operational codes shown in Table 2 are
supported. A separate application note is available with
implementation details
JTAG Op Codes Supported
TABLE 6.
3. Wait 4 clock cycles before performing the next write to the
indirect write holding registers.
To Read Internal Registers:
1. Write the Indirect Read Address of the internal register
being read to direct address ADD(2:0) = 3.
2. Perform a read of the Indirect Read Holding Registers at
direct address ADD(2:0) = 0 and 1.
NOTE: After an indirect write to a single channel, the data
INSTRUCTION
EXTEST
IDCODE
SAMPLE/PRELOAD
INTEST
BYPASS
OP CODE
0000
0001
0010
0011
1111
can be read at direct addresses 0 and 1 after 4 clock
periods.
TABLE 7. STATUS BITS READ DIRECT ADDRESS 2 FOR (15:0)
15:8
7:6
5:4
3:2
1:0
REVISION CODE.
0x00h = prototype silicon.
0x01h = production silicon.
CHANNEL 3 STATUS. Bit 7 is always zero, bit 6 indicates data path saturation.
CHANNEL 2 STATUS. Bit 5 is always zero, bit 4 indicates data path saturation.
CHANNEL 1 STATUS. Bit 3 is always zero, bit 2 indicates data path saturation.
CHANNEL 0 STATUS. Bit 1 is always zero, bit 0 indicates data path saturation.
Bits 0, 2, 4, 6 are the OR-ing together of the individual data
path. Saturation bits listed in *01Fh (Table 14). These bits
are latched when set. Awrite to *01F clears the bit(s).
25
相关PDF资料 |
PDF描述 |
|---|---|
| ISL55005IEZ-T7 | IC AMP MMIC BIPO BROADBND SC70-6 |
| ISL55007IEZ-T7 | IC AMP MMIC BIPO BROADBND SC70-6 |
| ISL55008IEZ-T7 | IC AMP MMIC BIPO BROADBND SC70-6 |
| ISL55009IEZ-T7 | IC AMP MMIC BIPO BROADBND SC70-6 |
| ISL55010IEZ-T7 | IC AMP MMIC BIPO BROADBND SC70-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL5416KI | 功能描述:上下转换器 QUAD WIDEBAND DOWN CONVERTER, 256 CABGA RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| ISL5416KIZ | 制造商:Intersil Corporation 功能描述:LEAD-FREE QUAD WIDEBAND DOWN CONVERTER, 256 CABGA - Trays 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL QUAD DIGITAL DOWNCONVER 制造商:Intersil 功能描述:QD WIDEB& DWN CNVRTR 256 CABGA |
| ISL54200 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200_07 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。