- 您现在的位置：买卖IC网 > PDF目录384520 > ISL5416KI (INTERSIL CORP) Four-Channel Wideband Programmable DownConverter PDF资料下载
参数资料
| 型号： | ISL5416KI |
| 厂商： | INTERSIL CORP |
| 元件分类： | 无绳电话/电话 |
| 英文描述： | Four-Channel Wideband Programmable DownConverter |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA256 |
| 封装： | 17 X 17 MM, PLASTIC, BGA-256 |
| 文件页数： | 7/71页 |
| 文件大小： | 2013K |
| 代理商： | ISL5416KI |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页
7
Functional Description
The ISL5416 is a four channel digital receiver integrated
circuit offering exceptional dynamic range and flexibility.
Each of the four channels consists of a front-end NCO,
digital mixer, CIC-filter, two FIR filters, AGC, Interpolation
Half Band Filter and Re-sampling Filter. The parameters for
the four channels are independently programmable.
There are four 17-bit parallel data input busses (Ain(16:0),
Bin(16:0), Cin(16:0) and Din(16:0)). The ISL5416 supports
both fixed and floating point parallel data input modes. The
floating point modes support gain ranging A/D converters or
A/D converter and RF/IF Attenuators or VGAs. Gated or
interpolated data input modes are supported. Each input can
be connected to any or all of the internal signal processing
channels, Channels 0, 1, 2 and 3. The four channels share a
common processing clock (CLKC). Four input clocks are
provided to allow for clock skew between input sources.
Each input has a Range Control circuits to monitor the signal
level on the parallel data busses and to control the gain prior
to the A/D converters. A 16-bit bus (Eout(15:0)) is provided
to control the external VGA/RF Attenuators.
Each front end NCO/digital mixer/CIC filter section includes a
quadrature numerically controlled oscillator (NCO), digital
mixer, barrel shifter and a cascaded-integrator-comb filter
(CIC). The NCO has a 32-bit frequency control word. The
SFDR of the NCO is >110dB. The barrel shifter provides a
gain of between 2
-45
and 4 to compensate for the gain in the
CIC. The CIC filter order is programmable from 1 to 5 and the
CIC decimation factor can be programmed from 2 to 512 for
5
th
order, 2048 for 4
th
order, 32768 for 3
rd
order, or 65536 for
1
st
or 2
nd
order filters. The CIC filter can also be bypassed.
Each channel back end section includes two FIR filters, an
AGC, Interpolation Half Band Filter and Resampler. The first
FIR filter can have up to 32 taps and the second can have up
to 64 taps. The 32-tap filter calculates 4 taps per clock, while
the 64-tap filter calculates 8 taps per clock. The coefficients
for the programmable digital filters are 20 bits wide. Each
FIR filter can be bypassed. The AGC section can provide up
to 96dB of either fixed or automatic gain control. For
automatic gain control, two settling modes and two sets of
loop gains are provided. Separate attack and decay slew
rates are provided for each loop gain. Programmable limits
allow the user to specify a gain range less than 96dB.
A fixed coefficient interpolate-by-2 Half Band Filter and a
non-integer resampling filter follow the AGC. Coefficients for
the resampling filter are provided in ROM.
Four 16-bit parallel data outputs (Aout(15:0), Bout(15:0),
Cout(15:0) and Dout(15:0)) are provided. The output of each
channel can be routed to any of the output buses. Outputs
from more than one channel can be multiplexed through a
common output if the channels are synchronized.
Dout(15:0)) can alternately be used as four serial output
pairs. A common output clock (CLKO1) is used for the
parallel output buses. A second clock output pin
(CLKO2/INTRPT) is provided to simplify board routing or to
allow a complementary output clocks.
The ISL5416 is programmed through a 16-bit
microprocessor interface. The output data can also be read
via the microprocessor interface. The ISL5416 is specified to
operate to a maximum clock rate of 95 MSPS over the
industrial temperature range (-40
o
C to 85
o
C). The I/O power
supply voltage range is 3.3V
±
0.165V while the core power
supply voltage is 1.8V
±
0.09V.
Input Select/Format Block
CLOCKING
The channel processing and output timing is clocked with the
rising edge of CLKC. Each input bus can be clocked with the
rising or falling edge of its own clock or with the rising or falling
edge of CLKC. The frequency of all the clocks must be the
same, but providing separate clocks allows the inputs from
multiple A/D converters to have a small amount of skew.
INPUT FORMAT
The inputs can be fixed point or floating point with
mantissa/exponents sizes of 14/3, 15/2, or 16/1. The
exponent inputs are added to the exponent from the internal
range control circuits, so if the range control circuits are
used, the exponent pins are typically grounded and/or
disabled via software in IWA = 0*10h, bit 3. The input format
may be twos complement or offset binary format in either
fixed or floating point modes (IWA = 0*00h).
GATED/INTERPOLATED MODES
For input sample rates at sub-multiples of the clock rate,
gated and interpolated input modes are provided. Each input
channel has an input enable (ENIx, x = A, B, C or D). In the
gated mode, one input sample is processed per clock that
the ENIx signal is asserted (low). Processing is disabled
when ENIx is high. The ENIx signal is pipelined through the
part to minimize delay (latency). In the interpolated mode,
the input is zeroed when the ENIx signal is high, but
processing inside the part continues. This mode inserts
zeros between the data samples, interpolating the input data
stream up to the clock rate. The spacing between ENIx
signals must be constant in the interpolated mode.
MULTIPLEXED INPUT MODE
Each input section can select one channel from a
multiplexed data stream of up to 8 channels. The input
enable is delayed by 0 to 7 clock cycles to enable a selection
register. The register following the selection register is
enabled by the non-delayed input enable to realign the
processing of the channels. The one-clock-wide input enable
must align with the data for the first channel. The desired
channel is then selected by programming the delay. A delay
of zero selects the first channel, a delay of 1 selects the
second, etc. Each input section selects only one channel of
the multiplexed stream, so a separate input bus must be
used for each channel of the multiplexed data stream.
ISL5416
相关PDF资料 |
PDF描述 |
|---|---|
| ISL54205A | MP3/USB 2.0 High Speed Switch with Negative Signal Handling |
| ISL54205AIRUZ-T | MP3/USB 2.0 High Speed Switch with Negative Signal Handling |
| ISL54205AIRZ | MP3/USB 2.0 High Speed Switch with Negative Signal Handling |
| ISL54205AIRZ-T | MP3/USB 2.0 High Speed Switch with Negative Signal Handling |
| ISL54205EVAL1Z | MP3/USB 2.0 High Speed Switch with Negative Signal Handling |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL5416KIZ | 制造商:Intersil Corporation 功能描述:LEAD-FREE QUAD WIDEBAND DOWN CONVERTER, 256 CABGA - Trays 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL QUAD DIGITAL DOWNCONVER 制造商:Intersil 功能描述:QD WIDEB& DWN CNVRTR 256 CABGA |
| ISL54200 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200_07 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| ISL54200IRUZ-T | 功能描述:IC USB SWITCH DUAL SPDT 10UTQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 模拟开关，多路复用器，多路分解器 系列:- 标准包装:2,500 系列:- 功能:视频交叉点开关 电路:1 x 8:6 导通状态电阻:- 电压电源:单电源 电压 - 电源，单路/双路(±):3.135 V ~ 5.25 V 电流 - 电源:55mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:24-TSSOP 包装:带卷 (TR) 产品目录页面:1214 (CN2011-ZH PDF) 其它名称:FMS6502MTC24XTR |
发布紧急采购，3分钟左右您将得到回复。