参数资料
型号: ISL6218EVAL2
厂商: Intersil
文件页数: 11/19页
文件大小: 0K
描述: EVALUATION BOARD 2 FOR ISL6218
标准包装: 1
主要目的: DC/DC,步降
输入电压: 5.6 ~ 25V
板类型: 完全填充
已供物品:
已用 IC / 零件: ISL6218
ISL6218
VID[0..5]
V CC_CORE
PGOOD
CURRENT VID CODE
<600ns
CURRENT VOLTAGE LEVEL
HIGH
NEW VID CODE
NEW VOLTAGE LEVEL
FIGURE 5. PLOT SHOWING TIMING OF VID CODE CHANGES AND CORE VOLTAGE SLEWING AS WELL AS PGOOD MASKING
VID[0..5]
VID CODE REMAINS THE SAME
STP_CPU
(DSEN)
VID COMMAND VOLTAGE
<3μs
V CC_CORE
V DEEP SLEEP
FIGURE 6. CORE VOLTAGE SLEWING TO 98.8% OF PROGRAMMED VID VOLTAGE FOR A LOGIC LEVEL LOW ON DSEN
VID[0..5]
VID CODE REMAINS THE SAME
STP_CPU
(DSEN)
DEEPER SLEEP
DPRSLPVR
(DRSEN)
V CC_CORE
V DEEP
SHORT DPRSLP CAUSES V CC_CORE TO RAMP-UP
V DEEPER
FIGURE 7. VCORE RESPONSE FOR DEEPER SLEEP COMMAND
Deep Sleep Enable (DSEN) and Deeper Sleep
Enable (DRSEN)
Table 2 shows logic states controlling modes of operation
Figure 6 and Figure 5 show the timing for transitions entering
and exiting Deep Sleep Mode and Deeper Sleep Mode,
controlled by the system signals STPCPU and DPRSLPVR.
Pins DSEN (Deep Sleep Enable) and DRSEN (Deeper
Sleep Enable) of the ISL6218 are connected to these 2
signals, respectively.
For the case when DSEN is logic high, and DRSEN is logic
low, the controller will operate in Active Mode and regulate
the output voltage to the VID commanded DAC voltage
minus the voltage “Droop” as determined by the load current.
Voltage “Droop” is the reduction of output voltage
proportional to output current.
11
When a logic low is seen on the DSEN and DRSEN is logic
low the controller will then regulate the output voltage to the
voltage seen on the DSV pin minus “Droop”.
When DSEN is logic low and DRSEN is logic high the
controller will operate in Deeper Sleep mode. The ISL6218
will then regulate to the voltage seen on the DRSV pin minus
“Droop”.
Deep and Deeper Sleep voltage levels are programmable
and explained in “STV, DSV and DRSV” on page 12.
DISCONTINUOUS OPERATION - PSI
The ISL6218 Single-Phase PWM controller is a
Synchronous Buck Regulator. However, in Deep and Deeper
Sleep modes where the load current is low, the controller
operates as a standard buck regulator. This mode of
operation acts to eliminate negative inductor current by
truncating the low side MOSFET gate drive pulse, and
FN9101.6
August 6, 2007
相关PDF资料
PDF描述
MAX5056BASA+ IC MOSFET DRVR DUAL 8-SOIC
TAC566K006P06-F CAP TANT 56UF 6V 10% AXIAL
T95X156M6R3EZSL CAP TANT 15UF 6.3V 20% 2910
IRS2332JTRPBF IC BRIDGE DVR 3PH 600V 44-PLCC
EL7531EVAL1 EVALUATION BOARD FOR EL7531
相关代理商/技术参数
参数描述
ISL6219 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Microprocessor CORE Voltage Regulator Precision Multi-Phase BUCK PWM Controller for Mobile Applications
ISL6219 WAF 制造商:Harris Corporation 功能描述:
ISL6219A 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Microprocessor CORE Voltage Regulator Precision Multi-Phase BUCK PWM Controller for Mobile Applications
ISL6219A_07 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Microprocessor CORE Voltage Regulator Precision Multi-Phase BUCK PWM Controller for Mobile Applications
ISL6219ACA 功能描述:IC REG CTRLR BUCK PWM VM 28-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR)