参数资料
型号: ISL6227CA
厂商: INTERSIL CORP
元件分类: 稳压器
英文描述: Dual Mobile-Friendly PWM Controller with DDR Option
中文描述: DUAL SWITCHING CONTROLLER, 345 kHz SWITCHING FREQ-MAX, PDSO28
封装: 0.150 INCH, PLASTIC, SSOP-28
文件页数: 8/27页
文件大小: 834K
代理商: ISL6227CA
16
FN9094.7
May 4, 2009
If load current slowly increases or decreases, mode
transition will occur naturally, as described in Figures 35 and
36; however, if there is an instantaneous load current
increase resulting in a large output voltage drop before the
hysteretic mode controller responds, a comparator with
threshold of 20mV below the reference voltage will be
tripped, and the chip will jump into the forced PWM mode
immediately. The PWM controller will process the load
transient smoothly.
Once the PWM controller is engaged, eight consecutive
switching cycles of negative inductor current are required to
transition back to the hysteretic mode. In this way, chattering
between the two modes is prevented. Current sinking during
the 8 PWM switching cycle dumps energy to input,
smoothing output voltage load step-down.
As a side effect to this design, the comparator may be
triggered consistently if the ESR of the capacitor is so big
that the output ripple voltage exceeds the 20mV window,
resulting in a pure PWM pulse.
The PWM error amplifier is put in clamped voltage during the
hysteretic mode. The output voltage through the VOUT pin
and the input voltage through the VIN pin are used to
determine the error amplifier output voltage and the duty
cycle. The error amplifier stays in an armed state while
waiting for the transition to occur. The transition decision
point is aligned with the PWM clock. When the need for
transition is detected, there is a 500ns delay between the
first/last pulse of the PWM controller from the last/first pulse
of the hysteretic mode controller.
Current Sensing
The current on the lower MOSFET is sensed by measuring
its voltage drop within its on-time. In order to activate the
current sampling circuitry, two conditions need to be met.
(1) the Lgate is high and (2) the phase pin sees a negative
voltage for regular buck operation, which means the current
is freewheeling through lower MOSFET. For the second
channel of the DDR application, the phase pin voltage needs
to be higher than 0.1V to activate the current sensing circuit
for bidirectional current sensing. The current sampling
finishes at about 400ns after the lower MOSFET has turned
on. This current information is held for current mode control
and overcurrent protection. The current sensing pin can
source up to 260A. The current sense resistor and OCSET
resistor can be adjusted simultaneously for the same
overcurrent protection level, however, the current sensing
gain will be changed only according to the current sense
resistor value, which will affect the current feedback loop
gain. The middle point of the Isen current can be at 75A,
but it can be tuned up and down to fit application needs.
If another channel is switching at the moment the current
sample is finishing, it could cause current sensing error and
phase voltage jitter. In the design stage, the duty cycles and
synchronization have to be analyzed for all the input voltage
and load conditions to reduce the chance of current sensing
error. The relationship between the sampled current and
MOSFET current is given by Equation 5:
Which means the current sensing pin will source current to
make the voltage drop on the MOSFET equal to the voltage
generated on the sensing resistor, plus the internal resistor,
along the ISEN pin current flowing path.
Feedback Loop Compensation
Both channel PWM controllers have internally compensated
error amplifiers. To make internal compensation possible
several design measures were taken.
The ramp signal applied to the PWM comparator has been
made proportional to the input voltage by the VIN pin. This
keeps the product of the modulator gain and the input
voltage constant even when the input voltage varies.
The load current proportional signal is derived from the
voltage drop across the lower MOSFET during the PWM
off time interval, and is subtracted from the error amplifier
FIGURE 35. CCM—HYSTERETIC TRANSITION
FIGURE 36. HYSTERETIC—CCM TRANSITION
PWM
HYSTERETIC
1 2 3 4 5 6 7 8
VOUT
IIND
PHASE
OPERATION
MODE
OF
t
COMP
PWM
HYSTERETIC
1
2 3 4 5
6 7 8
VOUT
IIND
PHASE
COMP
OPERATION
MODE
OF
t
I
SEN RCS
140
+
()
r
DS ON
()ID
=
(EQ. 5)
ISL6227
相关PDF资料
PDF描述
ISL6227CA-T Dual Mobile-Friendly PWM Controller with DDR Option
ISL6227CAZ Dual Mobile-Friendly PWM Controller with DDR Option
ISL6227CAZ-T Dual Mobile-Friendly PWM Controller with DDR Option
ISL6227 Dual Mobile-Friendly PWM Controller with DDR Option
ISL6292DCRZ-T Li-ion/Li Polymer Battery Charger
相关代理商/技术参数
参数描述
ISL6227CA-T 功能描述:IC CONTROLLER DDR, DDR2 28QSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6227CAZ 功能描述:电流型 PWM 控制器 VER OF ISL6227CA RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL6227CAZS2698 功能描述:IC CONTROLLER DDR, DDR2 28QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6227CAZ-T 功能描述:电流型 PWM 控制器 VER OF ISL6227CA-T RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL6227CAZ-TS2698 功能描述:IC CONTROLLER DDR, DDR2 28QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件