参数资料
| 型号： | ISL6263DHRZ-T |
| 厂商： | Intersil |
| 文件页数： | 13/17页 |
| 文件大小： | 0K |
| 描述： | IC VREG 3BIT 1PHASE 32-QFN |
| 标准包装： | 6,000 |
| 应用： | 转换器，GPU 内核电源 |
| 输入电压： | 5 V ~ 25 V |
| 输出数： | 1 |
| 输出电压： | 0.7 V ~ 1.09 V |
| 工作温度： | -10°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN（5x5） |
| 包装： | 带卷 (TR) |
ISL6263D
C SOFT = ----------------------------- = ------------------ = 0.018 μ F
10k
10mV ?
? ----------------
( t – 0.5 × 10
)
R FSET = ---------------------------------------
(EQ. 6)
400 × 10
( 3.33 × 10
– 0.5 × 10
)
7.1 × 10 = --------------------------------------------------------------------
400 × 10
As an example, suppose an upper MOSFET has a gate
charge, Q GATE , of 25nC at 5V and also assume the droop in
the drive voltage at the end of a PWM cycle is 200mV. One
will find that a bootstrap capacitance of at least 0.125μF is
required. The next larger standard value capacitance is
0.15μF. A good quality ceramic capacitor is recommended.
Soft-Start and Soft Dynamic VID Slew Rate
The output voltage of the converter tracks V SOFT, the voltage
across the SOFT and VSS pins. As shown in Figure 1, the
SOFT pin is connected to the output of the VID DAC through
the unidirectional soft-start current source I SS or the
bidirectional soft-dynamic VID current source I DVID , and the
non-inverting input of the error amplifier. Current is sourced
from the SOFT pin when I SS is active. The SOFT pin can both
source and sink current when I DVID is active. The soft-start
capacitor C SOFT changes voltage at a rate proportional to I SS
or I DVID . The ISL6263D automatically selects I SS for the
soft-start sequence so that the in-rush current through the
output capacitors is maintained below the OCP threshold.
Once soft-start is complete, I DVID is automatically selected for
output voltage changes commanded by the VID inputs,
charging C SOFT when the output voltage is commanded to
rise, and discharging C SOFT when the output voltage is
commanded to fall.
The GPU voltage regulator may require a minimum voltage
slew rate, which will be guaranteed by the value of C SOFT .
For example, if the regulator requires 10mV/μs slew rate, the
value of C SOFT can be calculated using Equation 4:
I DVID ( min ) 180 μ A
(EQ. 4)
? μ s ?
I DVID is the soft-dynamic VID current source, and its
minimum value is specified in the “Electrical Specifications”
table on page 6. Choosing the next lower standard
component value of 0.015μF will guarantee 10mV/μs slew
rate. This choice of C SOFT controls the start-up slew-rate as
well. One should expect the output voltage during soft-start
to slew to the voltage commanded by the VID settings at a
nominal rate given by Equation 5:
RBIAS Current Reference
The RBIAS pin is internally connected to a 1.55V reference
through a 3k ? resistance. A bias current is established by
connecting a ±1% tolerance, 150k ? resistor between the
RBIAS and VSS pins. This bias current is mirrored, creating the
reference current I OCSET that is sourced from the OCSET pin.
Do not connect any other components to this pin, as they will
have a negative impact on the performance of the IC.
Setting the PWM Switching Frequency
The R 3 modulator scheme is not a fixed-frequency
architecture, lacking a fixed-frequency clock signal to produce
PWM. The switching frequency increases during the
application of a load to improve transient performance. The
static PWM frequency varies slightly depending on the input
voltage, output voltage and output current, but this variation is
normally less than 10% in continuous conduction mode.
Refer to Figure 2 and find that resistor R FSET is connected
between the V W and COMP pins. A current is sourced from
VW through R FSET creating the synthetic ripple window
voltage signal V W , which determines the PWM switching
frequency. The relationship between the resistance of R FSET
and the switching frequency in CCM is approximated by
Equation 6:
– 6
– 12
t is the switching period. For example, the value of R FSET for
300kHz operation is approximated using Equation 7:
– 6 – 6
3 (EQ. 7)
– 12
This relationship only applies to operation in constant
conduction mode because the PWM frequency naturally
decreases as the load decreases while in diode emulation
mode.
Inductor DCR Current Sense
ISL6263D provides the option of using the inductor DCR for
current sense. To maintain the current sense accuracy, an NTC
compensation network is optional when using DCR sense. The
dV SOFT I SS 42 μ A 2.8mV
0.015 μ F
μ s
----------------------- = ------------------- = ----------------------- ≈ ------------------
C SOFT
dt
Note that the slew rate is the average rate of change
between the initial and final voltage values.
(EQ. 5)
process to compensate the DCR resistance variation takes
several iterative steps. Figure 2 shows the DCR sense method.
Figure 8 shows the simplified model of the current sense
circuitry. The inductor DC current I O generates a DC voltage
drop on the inductor DCR. Equation 8 gives this relationship:
It is worth it to mention that the surge current charges the
V DCR = I O ? DCR
(EQ. 8)
( R NTC + R NTCS ) ? R P
R N ( T ) = ------------------------------------------------------------
output capacitors when the output voltage is commanded to
rise. This surge current could be high enough to trigger the
OC protection circuit if the voltage slew rate is too high,
or/and the output capacitance is too large. The overcurrent
set point should guarantee the VID code transition
successful.
13
An R-C network senses the voltage across the inductor to
get the inductor current information. R N represents the
equivalent resistance of R p and the optional NTC network
consisting of R NTC and R NTCS . R N is temperature T
dependent and is given by Equation 9:
(EQ. 9)
R NTC + R NTCS + R P
If the NTC network is not used, simply set R N (T) = R P .
FN6753.1
July 8, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| AS1360-21-T | IC REG LDO 2.1V 115MA SOT23-3 |
| RBM31DCAT | CONN EDGECARD 62POS R/A .156 SLD |
| RMC25DRYN-S93 | CONN EDGECARD 50POS DIP .100 SLD |
| RSA15DTMT | CONN EDGECARD 30POS R/A .125 SLD |
| RSC25DRYH-S93 | CONN EDGECARD 50POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6263EVAL1 | 制造商:Intersil Corporation 功能描述:ISL6263 EVALUATION BOARD 1 - IMVP LICENSE REQUIRED - Bulk |
| ISL6264 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Two-Phase Core Controller for AMD Mobile Turion CPUs |
| ISL6264CRZ | 功能描述:IC CORE CTRLR TWO-PHASE 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6264CRZ-T | 功能描述:IC CORE CTRLR TWO-PHASE 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6265 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multi-Output Controller with Integrated MOSFET Drivers for AMD SVI Capable |
发布紧急采购，3分钟左右您将得到回复。