- 您现在的位置：买卖IC网 > PDF目录15176 > ISL6316CRZ-T (Intersil)IC REG CTRLR BUCK PWM VM 40-QFN PDF资料下载
参数资料
| 型号： | ISL6316CRZ-T |
| 厂商： | Intersil |
| 文件页数： | 18/29页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 40-QFN |
| 标准包装： | 4,000 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 275kHz |
| 占空比： | 66.7% |
| 电源电压： | 4.75 V ~ 5.25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
ISL6316
Assuming the microprocessor controls the VID change at 1-bit
every T VID , the relationship between the time constant of
R REF and C REF network and T VID is given by Equation 13.
that the driver ICs reach their POR level before the
ISL6316 becomes enabled. The schematic in Figure 10
demonstrates sequencing the ISL6316 with the ISL66xx
family of Intersil MOSFET drivers, which require 12V
C REF R REF = T VID
(EQ. 13)
bias.
3. The voltage on EN_VTT must be higher than 0.875V to
Operation Initialization
Prior to converter initialization, proper conditions must exist on
the enable inputs and VCC. When the conditions are met, the
controller begins soft-start. Once the output voltage is within
the proper window of operation, PGOOD asserts logic high.
enable the controller. This pin is typically connected to the
output of VTT VR.
4. The VID code must be valid and not be OFF codes. When
controller receives VID OFF code, the controller will
execute a 2-cycle delay before changing the overvoltage
trip level to the shut-down level and disabling PWM.
Overvoltage shutdown can not be reset using this code.
ISL6316 INTERNAL CIRCUIT
EXTERNAL CIRCUIT
When all conditions above are satisfied, ISL6316 begins the
VCC
+ 12 V
soft-start and ramps the output voltage based on the VID code
and offset voltage.
POR
CIRCUIT
ENABLE
COMPARATOR
+
-
0.875V
10k Ω
EN_PWR
91 0Ω
The “OFF“ VID codes (“111111” and ‘111110’) are latched. If
ISL6316 is enabled with an “OFF“ VID code present, the
regulator will be latched off and recycling the POR, EN_VTT
or EN_PWR signal is needed to restart.
Soft-start
ISL6316 based VR has 2 periods during soft-start as shown in
Figure 11. After VCC, EN_VTT and EN_PWR reach their
+
-
0.875V
EN_VTT
POR/enable thresholds, The controller will have a fixed delay
period TD1. After this delay period, the VR will begin the first
soft-start ramp until the output voltage reaches the final
setting.
The soft-start time is the sum of the 2 periods as shown in the
following equation.
SOFT-START
AND
T SS = TD1 + TD2
(EQ. 14)
FAULT LOGIC
TD1 is the fixed delay with the typical value equal to 1.36ms.
VIDxR SS
FIGURE 10. POWER SEQUENCING USING THRESHOLD-
SENSITIVE ENABLE (EN) FUNCTION
Enable and Disable
While in shutdown mode, the PWM outputs are held in a high-
impedance state to assure the drivers remain off. The
following input conditions must be met before the ISL6316 is
released from shutdown mode.
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this
threshold is reached, proper operation of all aspects of
the ISL6316 is guaranteed. Hysteresis between the rising
and falling thresholds assure that once enabled, the
ISL6316 will not inadvertently turn off unless the bias
voltage drops substantially (see Electrical
Specifications ).
2. The ISL6316 features an enable input (EN_PWR) for
power sequencing between the controller bias voltage
and another voltage rail. The enable comparator holds
the ISL6316 in shutdown until the voltage at EN_PWR
rises above 0.875V. The enable comparator has about
130mV of hysteresis to prevent bounce. It is important
18
During TD2, ISL6316 digitally controls the DAC voltage
change at 6.25mV per step. The time for each step is equal to
the period of the soft-start oscillator, which is defined by the
resistor Rss from SS pin to GND. The soft-start ramp time
TD2 can be calculated based on the following equation.
TD2 = -------------------------- ( μ s ) (EQ. 15)
6.25x25
For example, when VID is set to 1.1V and the Rss is equal to
100k Ω , the soft-start ramp time TD2 will be 704μs.
FN9227.1
December 12, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B4P-EV-F1 | CONVERTER MOD DC/DC 13.8V 150W |
| H2BBT-10112-G8-ND | JUMPER-H1500TR/A3048G/H1500TR12" |
| HIP6301VCBZ-T | IC REG CTRLR BUCK PWM 20-SOIC |
| VI-B4N-EV-F4 | CONVERTER MOD DC/DC 18.5V 150W |
| VI-B4N-EV-F2 | CONVERTER MOD DC/DC 18.5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6316IRZ | 功能描述:软开关 PWM 控制器 W/ANNEAL 4-PHS VR11 CNTRLR INDUSTRIAL RoHS:否 制造商:Fairchild Semiconductor 输出端数量: 输出电流: 开关频率: 工作电源电压:30 V 电源电流: 最大工作温度:+ 105 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel |
| ISL6316IRZ-T | 功能描述:软开关 PWM 控制器 W/ANNEAL ISL6306 CNTRLR INDUSTRIAL RoHS:否 制造商:Fairchild Semiconductor 输出端数量: 输出电流: 开关频率: 工作电源电压:30 V 电源电流: 最大工作温度:+ 105 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel |
| ISL6322CRZ | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6322CRZ-T | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6322GCRZ | 功能描述:IC CTRLR PWM BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。