参数资料
| 型号： | ISL6324ACRZ-T |
| 厂商： | Intersil |
| 文件页数： | 25/40页 |
| 文件大小： | 0K |
| 描述： | IC HYBRID CTRLR PWM DUAL 48QFN |
| 标准包装： | 4,000 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 最高 2V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
ISL6324A
parameters and programmability of the Power Savings Mode
feature. The parameters that can be adjusted through the
I 2 C are:
1. Voltage Margining Offset : The DAC voltage can be
offset in 25mV increments.
SDA
SCL
2. VDDPWRGD Trip Level : The PGOOD trip level for either
DATA LINE
CHANGE
the Core regulator or the North Bridge regulator can be
increased.
3. Overvoltage Trip Level : The OVP trip level of either the
Core or North Bridge regulator can be increased.
4. Power Savings Mode Options:
a. The number of phases to drop to in Power Savings
Mode can be programmed
b. The number of PWM cycles between dropping phases
while entering Power Savings Mode can be
programmed.
c. The number of PWM cycles between adding phases
when exiting Power Savings Mode can be
programmed.
d. Core Voltage Margining Offset can be Enabled or
Disabled while in Power Savings Mode.
STABLE OF DATA
DATA VALID ALLOWED
FIGURE 15. DATA VALIDITY
START and STOP Conditions
Figure 16 shows a START (S) condition is a HIGH to LOW
transition of the SDA line while SCL is HIGH.
The STOP (P) condition is a LOW to HIGH transition on the
SDA line while SCL is HIGH. A STOP condition must be sent
before each START condition.
SDA
SCL
To adjust these parameters, data transmission from the main
microprocessor to the ISL6324A and vice versa must take
place through the two wire I 2 C bus interface. The two wires of
S
START
CONDITION
P
STOP
CONDITION
the I 2 C bus consist of the SDA line, over which all data is sent,
and the SCL line, which is a clock signal used to synchronize
sending/receiving of the data.
Both SDA and SCL are bidirectional lines, externally connected
to a positive supply voltage via a pull-up resistor. Pull-up
resistor values should be chosen to limit the input current to
less then 3mA . When the bus is free, both lines are HIGH. The
output stages of ISL6324A have an open drain/open collector in
order to perform the wired-AND function. Data on the I 2 C bus
can be transferred up to 100Kbps in the standard-mode or up to
400Kbps in the fast-mode. The level of logic “0” and logic “1” is
dependent on associated value of V DD as per electrical
specification table. One clock pulse is generated for each data
bit transferred. The ISL6324A is a “SLAVE only” device, so the
SCL line must always be controlled by an external master.
It is important to note that the I 2 C interface of the ISL6324A
only works once the voltage on the VCC pin has risen above
the POR rising threshold. The I 2 C will continue to remain
active until the voltage on the VCC pin falls back below the
FIGURE 16. START AND STOP WAVEFORMS
Byte Format
Every byte put on the SDA line must be eight bits long. The
number of bytes that can be transmitted per transfer is
unrestricted. Each byte has to be followed by an
acknowledge bit. Data is transferred with the most significant
bit first (MSB) and the least significant bit last (LSB).
Acknowledge
Each address and data transmission uses 9-clock pulses.
The ninth pulse is the acknowledge bit (A). After the start
condition, the master sends 7 slave address bits and a R/W
bit during the next 8-clock pulses. During the ninth clock
pulse, the device that recognizes its own address holds the
data line low to acknowledge. The acknowledge bit is also
used by both the master and the slave to acknowledge
receipt of register addresses and data as described in
Figure 17.
SCL
falling POR threshold level.
1
2
8
9
Data Validity
SDA
The data on the SDA line must be stable during the HIGH
period of the SCL, unless generating a START or STOP
condition. The HIGH or LOW state of the data line can only
START
MSB
ACKNOWLEDGE
FROM SLAVE
change when the clock signal on the SCL line is LOW. Refer
to Figure 15.
25
FIGURE 17. ACKNOWLEDGE ON THE I 2 C BUS
FN6880.2
May 14, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| LT3028EDHC#PBF | IC REG LDO ADJ .5A/.1A 16-DFN |
| ISL8101IRZ-T | IC PWM CTRLR BUCK 2PHASE 24-QFN |
| MIC39501-2.5WU | IC REG LDO 2.5V 5A TO-263-5 |
| ISL6324CRZ-T | IC HYBRID CTRLR PWM DUAL 48-QFN |
| LT1963AEFE-3.3#PBF | IC REG LDO 3.3V 1.5A 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6324ACRZ-TR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONT., CORE + NORTHBRIDGE, PROG PSI, 3.4MHZ SVI, 5 - Tape and Reel 制造商:Intersil Corporation 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN |
| ISL6324AIRZ | 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6324AIRZR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONTROLLER, CORE + NORTHBRIDGE, PROG PSI, 3.4MHZ S - Rail/Tube 制造商:Intersil Corporation 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN |
| ISL6324AIRZ-T | 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6324AIRZ-TR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONTROLLER, CORE + NORTHBRIDGE, PROG PSI, 3.4MHZ S - Tape and Reel 制造商:Intersil Corporation 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN |
发布紧急采购，3分钟左右您将得到回复。