参数资料
| 型号： | ISL6327AIRZ |
| 厂商： | Intersil |
| 文件页数： | 18/29页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM 48-QFN |
| 标准包装： | 43 |
| PWM 型： | 控制器 |
| 输出数： | 6 |
| 频率 - 最大： | 1MHz |
| 电源电压： | 4.75 V ~ 5.25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
ISL6327A
FB
Enable and Disable
While in shutdown mode, the PWM outputs are held in a
high-impedance state to assure the drivers remain off. The
following input conditions must be met before the ISL6327A
E/A
DYNAMIC
VID D/A
DAC
R REF
REF
VCC
OR
GND
is released from shutdown mode.
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this
threshold is reached, proper operation of all aspects of
the ISL6327A is guaranteed. Hysteresis between the
rising and falling thresholds assure that once enabled,
the ISL6327A will not inadvertently turn off unless the
bias voltage drops substantially (see “Electrical
Specifications” on page 6).
2. The ISL6327A features an enable input (EN_PWR) for
power sequencing between the controller bias voltage and
another voltage rail. The enable comparator holds the
1.6V
-
+
+
R OFS
ISL6327A in shutdown until the voltage at EN_PWR rises
above 0.875V. The enable comparator has about 130mV
of hysteresis to prevent bounce. It is important that the
VCC
0.4V
-
GND
ISL6327A
OFS
driver ICs reach their POR level before the ISL6327A
becomes enabled. The schematic in Figure 7
demonstrates sequencing the ISL6327A with the ISL66xx
family of Intersil MOSFET drivers, which require 12V bias.
FIGURE 6. OUTPUT VOLTAGE OFFSET PROGRAMMING
Dynamic VID
Modern microprocessors need to make changes to their core
voltage as part of the normal operation. They direct the core
voltage regulator to do this by making changes to the VID
inputs during the regulator operation. The power management
solution is required to monitor the DAC inputs and respond to
on-the-fly VID changes in a controlled manner. Supervising
3. The voltage on EN_VTT must be higher than 0.875V to
enable the controller. This pin is typically connected to the
output of VTT VR.
When all conditions above are satisfied, ISL6327A begins
soft-start and ramps the VID setpoint if a valid VID code is
present. If the VID code is an OFF code, ISL6327A will shut
down, and cycling VCC, EN_PWR or EN_VTT is needed to
restart.
the safe output voltage transition within the DAC range of the
processor without discontinuity or disruption is a necessary
ISL6327A INTERNAL CIRCUIT
EXTERNAL CIRCUIT
function of the core-voltage regulator.
In order to ensure the smooth transition of output voltage
VCC
+ 12 V
during VID change, a VID step change smoothing network,
composed of R REF and C REF , can be used. The selection of
R REF is based on the desired offset voltage as detailed in
selection of C REF is based on the time duration for 1 bit VID
change and the allowable delay time.
POR
CIRCUIT
ENABLE
COMPARATOR
+
-
0.875V
10k Ω
EN_PWR
910 Ω
Assuming the microprocessor controls the VID change at 1-bit
every T VID , the relationship between the time constant of
R REF and C REF network and T VID is given by Equation 13.
+
-
EN_VTT
C REF R REF = T VID
Operation Initialization
(EQ. 13)
0.875V
Prior to converter initialization, proper conditions must exist on
the enable inputs and VCC. When the conditions are met, the
controller begins soft-start. Once the output voltage is within
SOFT-START
AND
FAULT LOGIC
the proper window of operation, VR_RDY asserts logic high.
FIGURE 7. POWER SEQUENCING USING THRESHOLD-
SENSITIVE ENABLE (EN) FUNCTION
18
FN6833.0
February 17, 2009
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6327IRZ | IC REG CTRLR BUCK PWM 48-QFN |
| ISL6328AIRZ | IC VOLTAGE REGULATOR |
| ISL6328IRZ | IC CTRLR PWM SYNC BUCK DL 48QFN |
| ISL6329IRZ-T | IC CTRLR PWM SYNC BUCK DL 60QFN |
| ISL6333IRZ | IC CTRLR PWM 3PHASE BUCK 48-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6327AIRZ-T | 功能描述:IC REG CTRLR BUCK PWM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6327CRZ | 功能描述:IC REG CTRLR BUCK PWM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6327CRZ-T | 功能描述:IC REG CTRLR BUCK PWM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6327IRZ | 功能描述:IC REG CTRLR BUCK PWM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6327IRZ-T | 功能描述:IC REG CTRLR BUCK PWM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。