参数资料
| 型号： | ISL6336BCRZ |
| 厂商： | Intersil |
| 文件页数： | 19/31页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM SYNC BUCK 48-QFN |
| 标准包装： | 43 |
| 应用： | 控制器，Intel VR11.1 |
| 输入电压： | 3 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.5 V ~ 1.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
| 产品目录页面： | 1248 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
ISL6336B
FB
Operation Initialization
Prior to converter initialization, proper conditions must exist on
the enable inputs and VCC. When the conditions are met, the
DYNAMIC
VID D/A
DAC
controller begins soft-start. Once the output voltage is within the
proper window of operation, VR_RDY asserts logic high.
E/A
-
+
R REF
REF
Enable and Disable
While in shutdown mode, the PWM outputs are held in a
high-impedance state to assure the drivers remain off. The
+
-
C REF
following input conditions must be met before the ISL6336B
is released from shutdown mode.
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this
1.6V
-
+
0.4V
+
-
-
+
ISL6336B
VCC
OR
GND
R OFS
OFS
threshold is reached, proper operation of all aspects of
the ISL6336B is guaranteed. Hysteresis between the
rising and falling thresholds assure that once enabled,
the ISL6336B will not inadvertently turn off unless the
bias voltage drops substantially (see “Electrical
Specifications” table beginning on page 7).
2. The ISL6336B features an enable input (EN_PWR) for
power sequencing between the controller bias voltage and
VCC
GND
another voltage rail. The enable comparator holds the
FIGURE 7. OUTPUT VOLTAGE OFFSET PROGRAMMING
Dynamic VID
Modern microprocessors need to make changes to their
core voltage as part of the normal operation. They direct the
core-voltage regulator to do this by making changes to the
VID inputs during the regulator operation. The power
management solution is required to monitor the DAC inputs
and respond to on-the-fly VID changes in a controlled
manner. Supervising the safe output voltage transition within
ISL6336B in shutdown until the voltage at EN_PWR rises
above 0.875V. The enable comparator has about 130mV
of hysteresis to prevent bounce. It is important that the
driver ICs reach their POR level before the ISL6336B
becomes enabled. The schematic in Figure 8
demonstrates sequencing the ISL6336B with the ISL66xx
family of Intersil MOSFET drivers, which require 12V bias.
3. The voltage on EN_VTT must be higher than 0.875V to
enable the controller. This pin is typically connected to the
output of the VTT voltage regulator.
VCC
the DAC range of the processor without discontinuity or
disruption is a necessary function of the core-voltage
regulator.
ISL6336B INTERNAL CIRCUIT
EXTERNAL CIRCUIT
+ 12 V
In order to ensure a smooth transition of output voltage
during VID change, a VID step change smoothing network,
composed of R REF and C REF , can be used. The selection of
R REF is based on the desired offset voltage as detailed
The selection of C REF is based on the time duration for 1-bit
VID change and the allowable delay time.
POR
CIRCUIT
ENABLE
COMPARATOR
+
-
0.875V
100k Ω
EN_PWR
9.1k Ω
Assuming the microprocessor controls the VID change at
1-bit every t VID , the relationship between the time constant
of R REF and C REF network and t VID is given by Equation 13.
(EQ. 13)
C REF ? R REF = t VID
+
-
EN_VTT
0.875V
During dynamic VID transition and VID up steps, the
overcurrent trip point increases by 140% to avoid false
triggering OCP circuits, while the overvoltage trip point is set
to its maximum VID OVP trip level. If dynamic VID occurs
when PSI# is asserted, the controller will activate all phases
and complete the transition at which point the status of the
PSI# pin will control operation.
19
SOFT-START
AND
FAULT LOGIC
FIGURE 8. POWER SEQUENCING USING THRESHOLD
SENSITIVE ENABLE (EN) FUNCTION
FN6696.2
August 31, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6336IRZ | IC CTRLR PWM 6PHASE BUCK 48-QFN |
| ISL6341CIRZ | IC REG CTRLR BUCK PWM VM 10-TDFN |
| ISL6353IRTZ | IC CONTROLLER DDR VR12 40TQFN |
| ISL6363IRTZ-T | IC CONTROLLER VR12 48TQFN |
| ISL6401CR-T | IC REG CTRLR BST FLYBK ISO 16QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6336BCRZ-T | 功能描述:IC CTRLR PWM SYNC BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6336BIRZ | 功能描述:IC CTRLR PWM SYNC BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6336BIRZ-T | 功能描述:IC CTRLR PWM SYNC BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6336CRZ | 功能描述:IC CTRLR PWM 6PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6336CRZ-T | 功能描述:IC CTRLR PWM 6PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。