参数资料
| 型号： | ISL6564AIRZ |
| 厂商： | Intersil |
| 文件页数： | 18/28页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 40-QFN |
| 标准包装： | 500 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 66.7% |
| 电源电压： | 4.75 V ~ 5.25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ISL6564A
2. The ISL6564A features an enable input (EN) for power
sequencing between the controller bias voltage and
another voltage rail. The enable comparator holds the
ISL6564A in shutdown until the voltage at EN rises above
1.29V. The enable comparator has about 125mV of
hysteresis to prevent bounce. It is important that the
driver ICs reach their POR level before the ISL6564A
becomes enabled. The schematic in Figure 10
demonstrates sequencing the ISL6564A with the
ISL66Xx family of Intersil MOSFET drivers, which require
12V bias.
3. The voltage on ENLL must be logic high to enable the
controller. This pin is typically connected to the
VID_PGOOD.
4. The VID code must not be 111111. This code signals the
controller that no load is present. The controller will enter
shut-down mode after receiving this code and will
execute soft-start upon receiving any other code. This
code can be used to enable or disable the controller but
it is not recommended. After receiving this code, the
controller executes a 2-cycle delay before changing the
overvoltage trip level to the shut-down level and disabling
PWM. Overvoltage shutdown can not be reset using this
code.
To enable the controller, VCC must be greater than the POR
threshold; the voltage on EN must be greater than 1.29V;
For ISL6564A, ENLL must be logic high; and VID cannot be
equal to 111111. When each of these conditions is true, the
controller immediately begins the soft-start sequence.
Soft-Start
During soft-start, the DAC voltage ramps linearly from zero
to the programmed VID level as shown in Figure 11. The
PWM signals remain in the high-impedance state until the
controller detects that the ramping DAC level has reached
the pre-bias output-voltage level. This protects the system
against the large, negative inductor currents that would
otherwise occur when starting with a pre-existing charge on
the output as the controller attempted to regulate to zero
volts at the beginning of the soft-start cycle. The soft-start
time, t SS , begins with a delay period equal to 64 switching
cycles followed by a linear ramp with a fixed rate at a speed
of 12.5mV/32μs.
VOUT, 500mV/DIV
EN, 5V/DIV
500μs/DIV
FIGURE 11. SOFT-START WAVEFORMS WITH AN UN-BIASED
OUTPUT
Fault Monitoring and Protection
The ISL6564A actively monitors output voltage and current
to detect fault conditions. Fault monitors trigger protective
measures to prevent damage to a microprocessor load. One
common power good indicator is provided for linking to
external system monitors. The schematic in Figure 12
outlines the interaction between the fault monitors and the
power good signal.
Power Good Signal
The power good pin (PGOOD) is an open-drain logic output
indication that the converter is operating after soft-start.
PGOOD pulls low during shutdown and releases high after a
successful soft-start. PGOOD will only transition low when
an undervoltage condition is detected or the controller is
disabled by a reset from EN, ENLL, POR, or one of the
no-CPU VID codes. After an undervoltage event, PGOOD
will return high unless the controller has been disabled.
PGOOD does not automatically transition low upon
detection of an overvoltage condition.
t SS = ( 2560 ) VID
(EQ. 13)
Equation 13 can be used to calculate the soft-start time. For
example, when VID is set to 1.2V, the soft-start time will be
3.072ms.
A 100mV offset exists on the remote-sense amplifier at the
beginning of soft-start and ramps to zero during the first 640
cycles of soft-start (704 cycles following enable). This
prevents the large inrush current that would otherwise occur
should the output voltage start out with a slight negative
bias.
18
FN6285.1
March 20, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6564IR-T | IC REG CTRLR BUCK PWM VM 40-QFN |
| ISL6565BCV-T | IC REG CTRLR BUCK PWM VM 28TSSOP |
| ISL6566AIRZ | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| ISL6566CRZ-T | IC CTLR PWM BUCK 3PHASE 40-QFN |
| ISL6567CRZ | IC REG CTRLR BUCK PWM VM 24-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6564AIRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6564CR | 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR) |
| ISL6564CR-T | 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR) |
| ISL6564CRZ | 功能描述:电流型 PWM 控制器 LEAD-FREE MULTI-PHASE PWM CONTROLLER W/ 0.525-1.3 VID RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6564CRZ-T | 功能描述:电流型 PWM 控制器 LEAD-FREE MULTI-PHASE PWM CONTROLLER W/ 0.525-1.3 VID, T&R RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。