参数资料
| 型号： | ISL6564IR-T |
| 厂商： | Intersil |
| 文件页数： | 17/27页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 40-QFN |
| 标准包装： | 4,000 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 66.7% |
| 电源电压： | 4.75 V ~ 5.25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
ISL6564
FB
Assuming the microprocessor controls the VID change at 1
bit every T VID , the relationship between the time constant of
R REF and C REF network and T VID is given by Equation 12.
DYNAMIC
DAC
C REF R REF = k T VID
(EQ. 12)
VID D/A
E/A
R REF
REF
VCC
OR
GND
Where, T VID = 4 μ s, k is the number of the internal VID
change cycle. If Typically R REF is selected to be 1k ? , the
allowable delay time for VR to respond to new VID code is 5
VID change cycles (totally 20 μ s), the value of C REF should
be 22nF based on Equation 12.
Operation Initialization
Prior to converter initialization, proper conditions must exist
on the enable inputs and VCC. When the conditions are met,
the controller begins soft-start. Once the output voltage is
2.0V
-
+
+
R OFS
within the proper window of operation, PGOOD asserts
logic 1.
VCC
0.5V
-
GND
ISL6564CR
OFS
Enable and Disable
While in shutdown mode, the PWM outputs are held in a
high-impedance state to assure the drivers remain off. The
FIGURE 9. OUTPUT VOLTAGE OFFSET PROGRAMMING
WITH ISL6564CR
following input conditions must be met before the ISL6564 is
released from shutdown mode.
Dynamic VID
Modern microprocessors need to make changes to their
ISL6564 INTERNAL CIRCUIT
EXTERNAL CIRCUIT
core voltage as part of normal operation. They direct the
core-voltage regulator to do this by making changes to the
VCC
+ 12 V
VID inputs during regulator operation. The power
management solution is required to monitor the DAC inputs
and respond to on-the-fly VID changes in a controlled
POR
CIRCUIT
ENABLE
COMPARATOR
EN
10.7k ?
manner. Supervising the safe output voltage transition within
+
the DAC range of the processor without discontinuity or
disruption is a necessary function of the core-voltage
regulator.
The ISL6564 checks the VID inputs at the three edges of
-
1.23V
1.40k ?
16MHz clock. If the VID code is found to have changed, the
controller waits half of a complete cycle before executing a
12.5mV change. If during the half-cycle wait period, the
difference between DAC level and the new VID code
changes sign, no change is made. If the VID code is more
than 1 bit higher or lower than the DAC (not recommended),
the controller will execute step-up and step down VID
change at a speed of 12.5mV every 4 μ s until VID and DAC
are equal.
In order to ensure the smooth transition of output voltage
during VID change, a VID step change smoothing network
composed of R REF and C REF is required for an ISL6564
based voltage regulator. The selection of R REF is based on
the desired offset as detailed above in Output-Voltage Offset
Programming . The selection of C REF is based on the time
duration for 1 bit VID change and the allowable delay time.
17
ENLL
SOFT START
AND
FAULT LOGIC
FIGURE 10. POWER SEQUENCING USING THRESHOLD-
SENSITIVE ENABLE (EN) FUNCTION
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this
threshold is reached, proper operation of all aspects of
the ISL6564 is guaranteed. Hysteresis between the rising
and falling thresholds assure that once enabled, the
ISL6564 will not inadvertently turn off unless the bias
voltage drops substantially (see Electrical
Specifications ).
FN9156.2
December 27, 2004
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6565BCV-T | IC REG CTRLR BUCK PWM VM 28TSSOP |
| ISL6566AIRZ | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| ISL6566CRZ-T | IC CTLR PWM BUCK 3PHASE 40-QFN |
| ISL6567CRZ | IC REG CTRLR BUCK PWM VM 24-QFN |
| ISL6568CRZ-T | IC CTLR PWM BUCK 2PHASE 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6564IRZ | 功能描述:电流型 PWM 控制器 MULTI-PHS PWM CNTRLR W/0 525-1 3 VID INDU RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6564IRZ-T | 功能描述:电流型 PWM 控制器 MULTI-PHS PWM CNTRLR W/0 525-1 3 VID RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6565ACB | 功能描述:IC REG CTRLR BUCK PWM VM 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6565ACB-T | 功能描述:IC REG CTRLR BUCK PWM VM 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6565ACBZ | 功能描述:IC REG CTRLR BUCK PWM VM 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。