参数资料
| 型号： | ISL6564IR-T |
| 厂商： | Intersil |
| 文件页数： | 24/27页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 40-QFN |
| 标准包装： | 4,000 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 66.7% |
| 电源电压： | 4.75 V ~ 5.25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页
ISL6564
R 1 = R FB -----------------------------------------
C 1 = -----------------------------------------
? V ≈ ( ESL ) ----- + ( ESR ) ? I
(EQ. 26)
C 2 = -------------------------------------------------------------------
V PP ? 2 π ? f 0 f HF LCR FB
R C = ---------------------------------------------------------------------
0.75 V IN ? 2 π f HF LC – 1 ?
compensation components are then selected according to
Equations 26.
C ( ESR )
LC – C ( ESR )
LC – C ( ESR )
R FB
0.75V IN
( 2 π ) 2 f 0 f HF LCR FB V PP
2
? ?
? ?
voltage deviation is less than the allowable maximum.
Neglecting the contribution of inductor current and regulator
response, the output voltage initially deviates by an amount
di
dt
The filter capacitor must have sufficiently low ESL and ESR
so that ? V < ? V MAX .
Most capacitor solutions rely on a mixture of high-frequency
capacitors with relatively low capacitance in combination
with bulk capacitors having high capacitance but limited
high-frequency performance. Minimizing the ESL of the
high-frequency capacitors allows them to support the output
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
0.75V IN ? 2 π f
HF LC – 1 ?
C C = -------------------------------------------------------------------
?
?
( 2 π ) 2 f 0 f HF LCR FB V PP
(EQ. 25)
with less output voltage deviation.
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
– N V OUT ? V OUT
? V
? IN ?
L ≥ ( ESR ) ------------------------------------------------------------
In Equations 26, L is the per-channel filter inductance
divided by the number of active channels; C is the sum total
of all output capacitors; ESR is the equivalent-series
resistance of the bulk output-filter capacitance; and V PP is
the peak-to-peak sawtooth signal amplitude as described in
Figure 6 and Electrical Specifications .
Output Filter Design
The output inductors and the output capacitor bank together
to form a low-pass filter responsible for smoothing the
pulsating voltage at the phase nodes. The output filter also
must provide the transient energy until the regulator can
respond. Because it has a low bandwidth compared to the
switching frequency, the output filter necessarily limits the
system transient response. The output capacitor must
supply or sink load current while the current in the output
inductors increases or decreases to meet the demand.
In high-speed converters, the output capacitor bank is
usually the most costly (and often the largest) part of the
circuit. Output filter design begins with minimizing the cost of
source the inductor ac ripple current (see Interleaving and
Equation 2), a voltage develops across the bulk-capacitor
ESR equal to I C,PP (ESR). Thus, once the output capacitors
are selected, the maximum allowable ripple voltage,
V PP(MAX) , determines the lower limit on the inductance.
(EQ. 27)
f S V IN V PP ( MAX )
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
The output inductors must be capable of assuming the entire
load current before the output voltage decreases more than
? V MAX . This places an upper limit on inductance.
Equation 29 gives the upper limit on L for the cases when
the trailing edge of the current transient causes a greater
output-voltage deviation than the leading edge. Equation 30
addresses the leading edge. Normally, the trailing edge
dictates the selection of L because duty cycles are usually
L ≤ --------------------- ? V MAX – ? I ( ESR )
L ≤ -------------------------- ? V MAX – ? I ( ESR ) ? V IN – V O ?
( ? I ) 2
this part of the circuit. The critical load parameters in
choosing the output capacitors are the maximum size of the
load step, ? I; the load-current slew rate, di/dt; and the
maximum allowable output-voltage deviation under transient
loading, ? V MAX . Capacitors are characterized according to
their capacitance, ESR, and ESL (equivalent series
2NCV O
( ? I ) 2
( 1.25 ) NC
? ?
(EQ. 28)
(EQ. 29)
inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
voltage drop across the ESR increases linearly until the load
current reaches its final value. The capacitors selected must
have sufficiently low ESL and ESR so that the total output-
24
less than 50%. Nevertheless, both inequalities should be
evaluated, and L should be selected based on the lower of
the two results. In each equation, L is the per-channel
inductance, C is the total output capacitance, and N is the
number of active channels.
FN9156.2
December 27, 2004
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6565BCV-T | IC REG CTRLR BUCK PWM VM 28TSSOP |
| ISL6566AIRZ | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| ISL6566CRZ-T | IC CTLR PWM BUCK 3PHASE 40-QFN |
| ISL6567CRZ | IC REG CTRLR BUCK PWM VM 24-QFN |
| ISL6568CRZ-T | IC CTLR PWM BUCK 2PHASE 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6564IRZ | 功能描述:电流型 PWM 控制器 MULTI-PHS PWM CNTRLR W/0 525-1 3 VID INDU RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6564IRZ-T | 功能描述:电流型 PWM 控制器 MULTI-PHS PWM CNTRLR W/0 525-1 3 VID RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6565ACB | 功能描述:IC REG CTRLR BUCK PWM VM 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6565ACB-T | 功能描述:IC REG CTRLR BUCK PWM VM 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6565ACBZ | 功能描述:IC REG CTRLR BUCK PWM VM 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。