- 您现在的位置：买卖IC网 > PDF目录15524 > ISL6726AAZ (Intersil)IC REG CTRLR ISO PWM CM 20-QSOP PDF资料下载
参数资料
| 型号： | ISL6726AAZ |
| 厂商： | Intersil |
| 文件页数： | 12/20页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR ISO PWM CM 20-QSOP |
| 标准包装： | 58 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 2MHz |
| 占空比： | 100% |
| 电源电压： | 9 V ~ 16 V |
| 降压： | 无 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 是 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 20-SSOP（0.154"，3.90mm 宽） |
| 包装： | 管件 |
ISL6726
I OUT = 2 ? Q ? F SW
Functional Description
Features
The ISL6726 PWM is an excellent choice for low cost high
performance applications requiring D (duty cycle) and 1-D
control signals. This includes active clamp forward, asymmetric
half-bridge, and synchronous rectified (SR) standard forward and
flyback topologies. Among its many features are:
? High current FET drivers
? Adjustable soft-start and soft-stop
? Slope compensation
? Programmable deadtime control
? Overlapping and non-overlapping output configuration for both
n-channel and p-channel clamp configurations
? Peak and average overcurrent protection
? Internal thermal protection
? Minimum duty cycle clamp
? Input voltage dependent maximum duty cycle clamp
Supply Currents
The total supply current, IDD, will be dependent on the load applied
to outputs OUTM and OUTAC. Total IDD current is the sum of the
quiescent current and the average output current. Knowing the
operating frequency (F SW ) and the output loading capacitance
charge (Q) per output, the average output current can be calculated
from Equation 1:
(EQ. 1)
Oscillator
The ISL6726 oscillator has a programmable frequency range to
2MHz, and can be set with one resistor and one capacitor. The
use of two timing elements, RTC, and CT allow great flexibility
and precision when setting the oscillator frequency.
The switching period is the sum of the timing capacitor charge
and discharge durations. The charge and discharge duration is
determined by RTC and CT.
The timing component tolerance directly effects the oscillator
accuracy. A NPO/COG dielectric ceramic capacitor or better is
suggested for CT. RTC should be 1% tolerance or better.
Figure 1 graphically portrays the oscillator frequency as function
of the timing components. The minimum deadtime is fixed at
20% of the period allowing an 80% maximum duty cycle. This
limits the maximum voltage stress on the power MOSFETs to 5x
the input voltage. For applications that cannot tolerate this
voltage stress, the maximum duty cycle can be reduced using
the DCLIM feature. The peak voltage stress for an active clamp
topology is approximately V IN /(1-D).
Soft-Start/Soft-Stop Operation
The ISL6726 features a soft-start using an external capacitor in
conjunction with an internal current source. Soft-start reduces
stresses and surge currents during start-up. Soft-stop reduces
electrical stresses during shutdown when synchronous rectifiers
(SRs) are used and prevents polarity reversal of the converter
output. Soft-stop may be inhibited with MODE for applications
not using SRs.
The soft-start feature clamps the duty cycle for the duration of
soft-start. The duty cycle is initially forced to zero and allowed to
linearly increase until the control loop takes control. At the
beginning of a soft-start cycle, the SS capacitor is discharged. If
ENABLE is open and there is no UVLO fault on VDD, a current
source charges the soft-start capacitor. Taking into account the
internal gains and offsets of VERR and SS, soft-start limits the
peak current amplitude as long as it remains below VERR. As
the SS voltage increases, the peak current amplitude is allowed
to increase. The output pulse width increases accordingly, until
the SS voltage exceeds VERR and the control loop takes over.
The SS voltage will continue to increase until it reaches its clamp
voltage of 4.6V even though soft-start is actually finished when
the control loop takes over. The duty cycle increases from zero to
its steady state operating point during the soft-start period. The
soft-start waveform is shown in Figure 7 for the non-overlap
configuration, appropriate for the active clamp forward with a
n-channel clamp FET or the asymmetric half-bridge topology. For
the active clamp topology using a p-channel clamp FET, the
overlap configuration is required and the OUTAC waveform
shown in Figure 7 would be inverted. The non-overlap
t C ≈ 0.5 ? RTC ? CT
S
(EQ. 2)
configuration is shown for clarity.
t SW = T C + T D = -----------
t D ≈ 0.125 ? RTC ? CT
1
F SW
S
S
(EQ. 3)
(EQ. 4)
Soft-start begins
0.27V
V SS =I SS *t/C SS
1.2(V ERR -V OFFSET )
Soft-start ends
0.0V
Where t C and t D are the charge and discharge times,
respectively, t SW is the oscillator free running period, and F SW is
the oscillator frequency. The actual times will be slightly longer
than calculated due to internal propagation delays of
approximately 10ns/transition. This delay adds directly to the
switching duration, but also causes overshoot of the timing
capacitor peak and valley voltage thresholds, effectively
increasing the peak-to-peak voltage on the timing capacitor.
Additionally, if very low charge and discharge currents are used,
there will be increased error due to the input impedance of the
CT pin.
12
OUTM
OUTAC
CS
FIGURE 7. SOFT-START FUNCTION (I DELAY POSITIVE)
FN7654.0
January 31, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| RGM08DTAT | CONN EDGECARD 16POS R/A .156 SLD |
| 0819-94K | COIL RF 820UH MOLDED UNSHIELDED |
| ISL6742AAZA | IC REG CTRLR PWM CM/VM 16-QSOP |
| VI-J5D-EY | CONVERTER MOD DC/DC 85V 50W |
| RCM18DTAT | CONN EDGECARD 36POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6726AAZ-T | 功能描述:IC REG CTRLR ISO PWM CM 20-QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6726AAZ-T7A | 功能描述:IC REG CTRLR ISO PWM CM 20-QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6726EVAL1Z | 制造商:Intersil Corporation 功能描述:ISL6726 EVALUATION BOARD 1 - 20 LD QSOP - ROHS COMPLIAN - Bulk 制造商:Intersil Corporation 功能描述:BOARD EVAL FOR ISL6726 制造商:Intersil Corporation 功能描述:ISL6726 EVALUATION BOARD 1 - 20 Ld QSOP - ROHS COMPLIAN |
| ISL6729IB | 功能描述:IC REG CTRLR BST FLYBK ISO 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6729IB-T | 功能描述:IC REG CTRLR BST FLYBK ISO 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。