参数资料
| 型号： | ISL78225ANEZ-T |
| 厂商： | Intersil |
| 文件页数： | 3/22页 |
| 文件大小： | 0K |
| 描述： | IC PWM CONTROLLER |
| 标准包装： | 1,000 |
| 系列： | * |
ISL78225
Functional Pin Descriptions
(Continued)
PIN #
12
13, 14, 16,
17
15
19
18,20,25,
SYMBOL
PWM_TRI
PWM1, PWM3, PWM2,
PWM4
P_COM
DRIVE_EN
DNC
DESCRIPTION
This pin enables the tri-level of the PWM output signal. Pulling this pin to GND forces the PWM output to be
traditional two level logic. Pulling the PWM_TRI pin to VCC will enable tri-level PWM signals, then the PWM output
can be at the 2.5V tri-level condition.
Pulse width modulation outputs. Connect these pins to the PWM input pins of the external driver ICs. The number
of active channels is determined by the state of PWM3, PWM4. For 2-phase operation, connect PWM3 to VCC;
similarly, connect PWM4 to VCC for 3-phase operation.
PWM Compensation pin; connect this pin through resistor to VCC.
Driver enable output pin. This pin is connected to the enable pin of MOSFET drivers.
Do Not Connect – These pins must be left floating.
26,31,32
21, 22, 23, ISEN1N, ISEN1P, ISEN3N, The ISENxP and ISENxN pins are current sense inputs to individual differential amplifiers. The sensed current is
24, 27, 28, ISEN3P, ISEN2N, ISEN2P, used as a reference for current mode control and overcurrent protection. Inactive channels should have their
29, 30
33
34
35
36
37
38
39
40
41
42
43
44
ISEN4N, ISEN4P
VIN
VCC
GND
MODE
IOUT
VIN_SEN
VIN_OVB
VOUT_SEN
VOUT_OVB
DMAX
EN
PGOOD
Exposed Pad
3
respective ISENxN pins connected to VIN and ISENxP pins left open or tied to VIN. The ISL78225 utilizes external
sense resistor current sensing method or Inductor DCR sensing method.
Connect input rail to this pin. This pin is connected to the internal linear regulator, generating the power necessary
to operate the chip. It is recommended the DC voltage applied to the VIN pin does not exceed 40V.
This pin is the output of the internal linear regulator that supplies the bias and gate voltage for the IC. A minimum
4.7μF decoupling ceramic capacitor should be connected from VCC to GND. The controller starts to operate when
the voltage on this pin exceeds the rising POR threshold and shuts down when the voltage on this pin drops below
the falling POR threshold. This pin can be connected directly to a +5V supply if VIN falls below 5.6V.
Bias and reference ground for the IC.
Mode selection pin. Pull this pin to logic HIGH for forced PWM mode; phase dropping/adding is inactive during
forced PWM mode. Connecting a resistor from MODE pin to GND will initialize phase dropping mode (PDM). In
PDM, a 5μA fixed reference current will flow out of the MODE pin, and the phase dropping threshold can be
programmed by adjusting the resistor value.
IOUT is the current monitor pin with an additional OCP adjustment function. An RC network needs to be placed
between IOUT and GND to ensure the proper operation. The voltage at the IOUT pin will be proportional to the input
current. If the voltage on the IOUT pin is higher than 2V, ISL78225 will go into overcurrent protection mode and
the chip will latch off until the EN pin is toggled.
The VIN_SEN pin is used for sensing the VIN voltage. A resistor divider network is connected between this pin and
boost power stage input voltage rail. When the voltage on VIN_SEN is greater than 2.4V, the VIN_OVB pin will be
pulled low to indicate an input overvoltage condition. The threshold voltage can be programmed by changing the
divider ratios.
The VIN_OVB pin is an open drain indicator of an overvoltage condition at the input. When the voltage on the
VIN_SEN pin is greater than the 2.4V threshold, the VIN_OVB pin will be pulled low.
The VOUT_SEN pin is used for sensing the output voltage; a resistor divider network is connected between this pin
and output voltage rail. When the voltage on VOUT_SEN pin is greater than 2.4V, VOUT_OVB pin will be pulled low,
indicating an output overvoltage condition.
The VOUT_OVB pin is an open drain indicator of an overvoltage condition at the output. When the voltage on the
VOUT_SEN pin is greater than the 2.4V threshold, the VOUT_OVB pin will be pulled low and latched, toggling VIN
or EN will reset the latch.
DMAX pin sets the maximum duty cycle of the PWM modulator. If the DMAX pin is connected to GND, the
maximum duty cycle will be set to 91.7%. Floating this pin will limit the duty cycle to 75% and connecting the
DMAX pin to VCC will limit the duty cycle to 83.3%.
This pin is a threshold-sensitive enable input for the controller. Connecting the power supply input to EN pin
through an appropriate resistor divider provides a means to synchronize power-up of the controller and the
MOSFET driver ICs. When EN pin is driven above 1.2V, the ISL78225 is active depending on status of the internal
POR, and pending fault states. Driving the EN pin below 1.1V will clear all fault states and the ISL78225 will
soft-start when re-enabled.
This pin is used as an indication of the end of soft-start and output regulation. It is an open-drain logic output that
is low impedance until the soft-start is completed. It will be pulled low again once the UV/OV/OC/OT conditions
are detected.
It is recommended to solder the Exposed Pad to the ground plane.
FN7909.3
February 11, 2014
相关PDF资料 |
PDF描述 |
|---|---|
| ISL78228ARZ | IC REG BUCK SYNC ADJ DL 10-DFN |
| ISL78301FVEAZ | IC REG LDO 3.3V .15A 14HTSSOP |
| ISL78302AARBJZ | IC REG LDO 1.5V/2.8V .3A 10DFN |
| ISL78307FBECZ | IC REG LDO ADJ 50MA 8SOIC |
| ISL78310ARAJZ | IC REG LDO ADJ 1A 10DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL78225EVAL1Z | 制造商:Intersil Corporation 功能描述:ISL78225 EVALUATION BOARD 1 - 44 LEAD - TQFP - ROHS COMPLIAN - Bulk |
| ISL78228 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Dual 800mA Low Quiescent Current 2.25MHz High Efficiency Synchronous Buck Regulator |
| ISL78228ARZ | 功能描述:IC REG BUCK SYNC ADJ DL 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:4.5V 输入电压:2.65 V ~ 4.35 V PWM 型:电流模式 频率 - 开关:3.5MHz 电流 - 输出:800mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:9-UFBGA，DSBGA 包装:Digi-Reel® 供应商设备封装:9-DSBGA（1.2x1.3） 其它名称:296-29764-6 |
| ISL78228ARZ-T | 功能描述:IC REG BUCK SYNC ADJ DL 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:4.5V 输入电压:2.65 V ~ 4.35 V PWM 型:电流模式 频率 - 开关:3.5MHz 电流 - 输出:800mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:9-UFBGA，DSBGA 包装:Digi-Reel® 供应商设备封装:9-DSBGA（1.2x1.3） 其它名称:296-29764-6 |
| ISL78233ARZ | 制造商:Intersil Corporation 功能描述:IC REG BUCK SYNC ADJ 3A 16QFN |
发布紧急采购，3分钟左右您将得到回复。