参数资料
型号: ISL95210HRZ-T7A
厂商: Intersil
文件页数: 11/20页
文件大小: 0K
描述: IC REG BUCK SYNC ADJ 10A 32QFN
标准包装: 1
类型: 降压(降压)
输出类型: 可调式
输出数: 1
输出电压: 0.6 V ~ 2.16 V
输入电压: 2.97 V ~ 5.5 V
PWM 型: R4
频率 - 开关: 400kHz ~ 800kHz
电流 - 输出: 10A
同步整流器:
工作温度: -10°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘
包装: 标准包装
供应商设备封装: 32-QFN(4x6)
其它名称: ISL95210HRZ-T7ADKR
ISL95210
Theory of Operation
The following sections will provide a detailed description of the
inner workings of the ISL95210 10A integrated FET regulator.
Start -Up
The ISL95210 will not respond to any logic inputs until VCC and
Output Voltage Programming
The highly integrated nature of the ISL95210 simplifies design
and reduces component count. The VSEL0 and VSEL1 pins are
3-state logic inputs to an integrated DAC that controls the output
voltage set point as prescribed in Table 1.
TABLE 1. DAC CONTROLLED OUTPUT VOLTAGE SETTINGS
PVCC are above the power-on reset (POR) level as described in
the “Electrical Specifications” table on page 5. Once the POR
condition is achieved, the ISL95210 will then acknowledge the
states of its logic inputs. If the EN pin is pulled above the rising
threshold, the regulator is commanded on and the soft-start
sequence is initiated.
During soft-start, the programmed output voltage set point is
determined by the logic states of VSEL0, VSEL1, MPCT and MSEL.
The output then ramps digitally to the regulation voltage in
2.5mV/μs steps. Once the output voltage achieves regulation,
the power-good monitor output (PGOOD) is toggled high to the
voltage provided on the PG_IN pin. Figure 25 illustrates the ideal
soft-start behavior.
VSEL1
0
0
0
FLOAT
FLOAT
FLOAT
1
1
1
VSEL0
0
FLOAT
1
0
FLOAT
1
0
FLOAT
1
VOUT (V)
0.600
0.750
0.900
1.000
1.050
1.100
1.200
1.500
1.800
EN
DAC Voltage
PGOOD
PG_OUT
EN
DAC VOLTAGE
NOTE: 1 = Input High, 0 = Input Low, FLOAT = Input unconnected or high-Z
(see “Electrical Specifications” table for details).
This allows the user to program the output voltage without the
use of a resistor divider network. However, if the user wishes to
program values of VOUT away from the DAC values, a resistor
divider can be used. However, because the input impedance of
the VOUT pin is relatively low, the top resistor in the divider stack
(R1 in Figure 31) must be kept small to minimize regulation error
as the internal resistance changes over-temperature and process
tolerances. A 100 Ω resistor is recommended. The bottom
2.5mV
VOUT
2.5mV
resistor in the divider stack (R2 in Figure 31) can be derived from
Equation 3:
1us
t SS
R1 ? V DAC
V OUT + ? --------------- ? – ? --------------------------- ? ? V DAC
1μs
t SS
R2 = -------------------------------------------------------------------------------------------------------
2 ? R1 205k + R 1
? 205k ? ? 205k ?
(EQ. 3)
V DAC
t SS = ------------------
FIGURE 25. IDEALIZED SOFT-START WAVEFORM
Using the values in Tables 1 and 2, the soft-start interval can be
easily calculated by Equation 1.
(EQ. 1)
0.0025
The units of Equation 1 are in microseconds. For example:
- VDAC = 1.200V
- t SS = 1.200V / 0.0025 = 480μs
The fixed soft-start slew rate of 2.5mV/μs allows for easy
calculation of the in-rush current.
For example:
- Desired VOUT = 1.35V
- VDAC = 1.32V (1.2V +10% margin)
- R1 = 100 Ω
- R2 = 4.351k Ω (select nearest standard value)
NOTE: The resistor divider should not be used to program VOUT
more than 5% away from any preset DAC value. If this limit is
exceeded, the modulator will be severely imbalanced and may
result in loop instability and regulator shutdown.
The use of a resistor network also limits the soft discharge
I INRUSH = ( 2500 ? C OUT )
(EQ. 2)
feature of the ISL95210. More detail on this operation can be
Consequently, the in-rush is manageable for all practical values
of output capacitance. For example:
- COUT = 330μF
- Inrush Current = 2500*330μF = 0.825A
11
In addition to digitally controlled output voltage programming,
the ISL95210 includes the ability to margin the output voltage up
and down from the set point for use in end-of-line manufacturing
reliability tests. The MPCT pin controls the amount of margining
desired by the user and the MSEL pin determines when
margining is engaged. In all margining conditions, the output
voltage is slewed to the new value at the soft-start rate of
FN6938.4
December 15, 2011
相关PDF资料
PDF描述
VE-J1H-EX-S CONVERTER MOD DC/DC 52V 75W
ESM25DRXI CONN EDGECARD 50POS DIP .156 SLD
VE-J1F-EX-S CONVERTER MOD DC/DC 72V 75W
VE-J1B-EX-S CONVERTER MOD DC/DC 95V 75W
VE-J14-EX-S CONVERTER MOD DC/DC 48V 75W
相关代理商/技术参数
参数描述
ISL95210IRZ 功能描述:直流/直流开关调节器 ISL95210 5V/10ABUCK IGRATE FET INDUST RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5
ISL95210IRZ-T 功能描述:直流/直流开关调节器 ISL95210 5V/10ABUCK IGRATE FET NTBOOK RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5
ISL95210IRZ-T7A 功能描述:直流/直流开关调节器 ISL95210 5V/10ABUCK IGRATE FET NTBOOK RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5
ISL95310UIU10Z 功能描述:IC XDCP 128-TAP 50KOHM 10-MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)
ISL95310UIU10Z-TK 功能描述:IC XDCP 128-TAP 50KOHM 10-MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:XDCP™ 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)